Titanium disilicide for VLSI applications. by Rosser, Paul John.
TITANIUM DISILICIDE 
FOR VLSI APPLICATIONS
by
Paul John Rosser .
Submitted for the degree of Doctor of Philosophy
University of Surrey 
Department of Electronic 
and Electrical Engineering 
August, 1987
ProQuest Number: 10804429
All rights reserved
INFORMATION TO ALL USERS 
The quality of this reproduction is dependent upon the quality of the copy submitted.
In the unlikely event that the author did not send a com p le te  manuscript 
and there are missing pages, these will be noted. Also, if material had to be removed,
a note will indicate the deletion.
uest
ProQuest 10804429
Published by ProQuest LLC(2018). Copyright of the Dissertation is held by the Author.
All rights reserved.
This work is protected against unauthorized copying under Title 17, United States C ode
Microform Edition © ProQuest LLC.
ProQuest LLC.
789 East Eisenhower Parkway 
P.O. Box 1346 
Ann Arbor, Ml 48106- 1346
SUMMARY
This thesis demonstrates that the formation of 
titanium disilicide for gate level interconnects in 
silicon VLSI processes is possible, and is compatible 
with the processes considered. By using this new material 
the operating speed of fine geometry integrated circuits 
can be increased.
The first two chapters consider the choice of 
titanium disilicide as a replacement for polysilicon.
A process schedule is developed which enables the 
deposition and annealing of cosputtered films of titanium 
and silicon. By carefully controlling their deposition, 
cosputtered films have been annealed in both standard 
diffusion furnaces and also in rapid isothermal anneal 
(RIA) systems. This success in annealing titanium 
disilicide films in a RIA system is a world first.
Next a process schedule for the deposition and 
anneal of titanium films over silicon is determined. The 
reaction of the film with the anneal ambient and the 
movement of impurities inevitably present in the titanium 
film is considered in some detail. This work was the 
first to highlight the benefits gained from the use of 
nitrogen as the anneal ambient.
Self-aligned processes rely on the interaction
between titanium and silicon dioxide being negligible. 
The silicide formation anneal is therefore optimised to 
minimise this.
Finally, reaction of the silicide with common 
dopants and with both oxidising and nitriding ambients is 
presented. A novel method of forming a titanium nitride 
over silicide contact structure is developed.
In summary, this thesis demonstrates how a titanium 
disilicide based metallisation can be implemented into an 
existing MOS process.
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INTRODUCTION
This thesis describes work carried out to determine 
the feasibility of incorporating refractory metal 
silicides into existing Metal-Oxide-Semiconductor (MOS) 
processes. By replacing the polysilicon gate level 
interconnect in a conventional process with one 
incorporating a low resistivity silicide, the operating 
speed of fine geometry integrated circuits can be 
increased.
The first chapter gives an introduction to the 
technological background to the work. It starts with an 
outline of the basic problem - that of the intrinsic 
delay associated with gate level interconnects - and goes 
on to consider the alternative materials which could be 
used to alleviate this problem, and also the various ways 
these materials could be implemented into an existing MOS 
process. The reasons behind the choice of a titanium 
based self-aligned silicide approach are then given.
Given the choice of a titanium based gate 
metallisation, chapter two goes on to outline the various 
techniques which could be used to deposit the material 
and to anneal it to form the low resistivity film 
requi r e d .
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Chapter three then considers the deposition and 
anneal of cosputtered films of titanium and silicon. 
These were the first films to be considered, and were 
chosen because cosputtering enables excellent control of 
film properties, and also because, by using an oxidised 
substrate, the film could be effectively isolated from 
the substrate for electrical characterisation. The 
difficulties encountered in annealing these films are 
described and the means by- which they were overcome 
detailed. This work was the first to consider and 
demonstrate the use of Rapid Isothermal Annealing (RIA) 
for the formation of silicide layers.
With the advent of the "self-aligned" silicide 
processes it seemed prudent to shift the emphasis of the 
work from the formation of silicides by the deposition 
and anneal of cosputtered' films to the formation of
silicides by the deposition of titanium films onto 
silicon followed by an anneal to enable interdiffusion 
and reaction. Chapter four therefore considers the growth 
of films formed by this technique, and in particular 
considers the movement of the impurities inevitably 
present in the titanium film and the anneal ambient. This 
work was the first to highlight the benefits gained from
the use of nitrogen as the anneal ambient in preference
to more inert gases or indeed a vacuum.
Self-aligned processes rely on the interaction
between titanium and silicon occurring whilst that 
between titanium and silicon dioxide remains negligible. 
In chapter five some attention is given to this latter
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interaction and in particular to determining how best to 
optimise the silicide formation whilst minimising the 
oxide reduction. Again, this work was among the first to 
suggest the use of RIA to accomplish this.
Having considered the main theme of the thesis, 
namely the deposition and anneal of the silicide, 
chapters six to eight go on to consider closely related 
topics that were also covered. In the interest of 
preventing an already bulky thesis expanding without 
limit these chapters have been restricted to a summary of 
the results and conclusions with just sufficient 
explanation to put them in context with the rest of the 
t h e s i s .
Chapter six considers the growth of a dielectric 
layer on the low resistivity silicide. The dielectric 
grown is ideally pure silicon dioxide and is used to 
isolate the gate metallisation from other layers of 
metal. If the titanium disilicide is to be considered as 
a "drop-in" replacement for polysilicon it is of great 
value if the oxidation characteristics can be shown to be 
at least similar for the two materials.
Chapter seven outlines a contact metallisation 
pioneered entirely within this project. This involves 
annealing the silicide in order to convert it into 
titanium nitride. Titanium nitride is an excellent 
diffusion barrier to both aluminium and silicon, and can 
also form low resistivity contacts to each. Finally 
chapter eight considers the impact of titanium disilicide 
on the dopants commonly used in semiconductor processing.
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References and figures are located at the end of 
each chapter. References are referred to in the text 
within square brackets, ie. [3:4-6] would refer the 
reader to references four to eight at the end of chapter 
three. Similarly figures are either described in the text 
or referred to in round brackets, ie. (figure 1.2) would 
refer to the second diagram at the end of chapter one.
Results from the use of Auger electron spectroscopy 
(AES), Rutherford backscattering spectrometry (RES), 
secondary ion emission spectroscopy (SIMS) and 
sheet-resistance measurements are presented extensively 
throughout this thesis. These analytical techniques are 
common tools in the microelectronics industry and 
therefore the theory and practice behind the results are 
not presented in this thesis. An exception to this is 
that a short discussion of the problems involved in 
determining the nitrogen and titanium depth profiles by 
AES is presented in an appendix.
In summary this thesis serves to demonstrate how a 
titanium disilicide based metallisation can be 
implemented into an existing MOS process. In the course 
of this study several innovative ideas have arisen and 
been developed. These include in particular the use of 
RIA for annealing cosputtered films, the choice of anneal 
ambient and use of RIA for forming silicides by the 
interdiffusion of titanium and silicon, the use of RIA to 
enable the formation of good quality dielectrics on 
silicide and the elegant new self-aligned nitride contact 
s c h e m e .
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CHAPTER ONE
TECHNOLOGICAL BACKGROUND
Introduction
This chapter outlines the technological background 
to the work done for this thesis. It starts by 
considering the driving force behind recent silicide 
research and development t namely the increase in speed of 
operation required from advanced very large scale 
integration (VLSI) integrated circuits (ICs). The RC time 
constant of the gate interconnect is shown to be a 
limiting factor in the operating speed of any large VLSI 
IC i and the various material options available which 
enable this RC constant to be reduced are considered. 
The advantages of using silicides - and particularly 
titanium disilicide - as a replacement for the existing 
polysilicon interconnect are highlighted. Finally the use 
of a material such as titanium disilicide is put firmly 
in context by considering some of the possible process 
implementations and comparing the relative merits of 
t h e s e .
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1.1 The scaling of device geometries and the impact of 
this on the speed of operation of a circuit
The maximum achievable speed of operation of any 
integrated circuit (IC) is limited by the delay of the 
device and the interconnections within the IC [1:1-6]. 
Connections to the IC from external circuitry also cause 
significant delays [1:2]. but are beyond the scope of 
this thesis. In metal oxide semiconductor (MOS) memories 
it has normally been the intrinsic delay that has 
dominated the overall operating speed. As device 
geometries are reduced however so the delay due to the 
interconnects becomes more dominant [1:1-6].
A highly schematic illustration of an MOS 
transistor is shown in figure 1.1. The intrinsic device 
speed is limited by the time taken for an electron to 
travel the length of the device* from the source to the 
drain interconnects. Clearly as the device length is 
reduced without any significant change to the electron 
mobility* so the time taken to traverse the device varies 
linearly with the length.
Despite the dramatic reduction in the size of 
individual circuit elements the area of silicon occupied 
by individual ICs has increased as more elements are 
integrated into the circuit (figure 1.2) [1:4]. As a
result the length of the longer interconnects in each IC 
do not scale linearly with device size, but scale with
the square root of the increasing die size [1:1].
In figure 1.3 the intrinsic device delay and also
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the interconnect delay for 1mm interconnects are plotted 
together against the feature size. The shaded region 
corresponds to the device delay» with small crosses 
indicating values from the literature [1:7-9].The series 
of lines correspond to the interconnect delay for various 
bulk resistivities of the interconnect. A 1mm length was 
chosen as this is very approximately the maximum length 
of gate level interconnect found in MOS memories. If at 
all possible an interconnect material should be chosen 
which ensures that the interconnect delay is 
significantly less than the device delay. Heavily doped 
polysilicon has been the accepted material for large 
geometry d e v i c e s , but as the feature size shrinks from 3 
to 1 microns so the need for an alternative lower 
resistivity material becomes apparent.
1.2 Choice of the interconnect material
Figure 1.4 lists possible interconnect materials 
with bulk resistivities less than 100 micro-ohm cm. These 
fall into several g r o u p s t namely:
refractory metals 
other metals 
silicides and 
other compounds.
The lowest resistivity materials are the metals and of 
those used in the semiconductor industryi aluminium is 
the prime contender with a resistivity of only 
3 micro-ohm cm. Aluminium is used as an upper level
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interconnect in existing IC m e m o r i e s , but even with the 
addition of silicon to minimise the interaction with the 
silicon substrate, catastrophic interactions of aluminium 
with silicon still occur at temperatures above 450°C 
[1:10], well below the lowest Al:Si eutectic temperature 
of 577°C. The use of barrier layers such as titanium 
nitride increase the temperature at which the 
aluminium:silicon reaction occurs, but only to about 
600°C [1:11]. It may be possible to develop processes 
that avoid high temperatures after gate metal deposition, 
but most if not all current silicon MOS processes include 
oxide growth, dopant activation and oxide reflow at 
temperatures in excess of 900°C. This not only exceeds 
the temperature at which aluminium:silicon interactions 
are severe, but also exceeds the melting point of 
aluminium (660°C). Aluminium is therefore not suitable 
for gate level interconnects in existing processes.
Refractory metals, in particular tungsten and 
molybdenum, with resistivities of approximately 
5 micro-ohm cm have been used as both upper and gate 
level interconnects [1:12-17]. Unfortunately both these 
metals have volatile oxides and are therefore not 
compatible with existing production MOS processes in 
which oxidising ambients play such an important role, for 
example in enabling the growth of silicon dioxide and 
flow of phospho-silicate-glass (PSG). It is likely that 
recent research will enable the compatibility of these 
metals to be improved, either by selectively growing a 
protective layer, or by tailoring any oxidising ambients
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to ensure the oxidation of silicon but not metal. Until 
these results are well tested the refractory metals must 
be considered incompatible with existing processes.
\
Refractory metal c o m pounds» and in particular those 
of titaniumi offer the possibility of relatively 
unre a c t i v e » low resistivity films. For ease of 
incorporation into existing processes the silicides of 
the refractory metals offer one significant advantage. By 
careful control of the oxidising conditions it is 
possible to grow good quality silicon dioxide films over 
silicide interconnects in the same way as oxide films are 
grown over polysilicon interconnects in existing 
processes [1:18].
1.3 Choice of silicide
Figure 1.5 lists the refractory metal silicides and 
values of several relevant parameters [1:8.1:19-21]. In 
all cases silicon is the diffusing species during 
silicide formation; the Schottky barrier heights fall in 
a narrow range from 0.55 eV to 0.65 eV; the formation 
temperature is lower than subsequent processing steps and 
the temperature at which the lowest binary eutectic with 
silicon forms is significantly higher than typical device 
processing temperatures. and therefore none of these 
parameters affects the choice. The stability of the 
different silicides to oxidising ambients is not the same 
in all cases, but in each system reasonable care during 
oxidation will result in a good quality silicon dioxide
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dielectric layer without encountering problems due to 
volatile metal oxides or metal oxides in the dielectric. 
Likewise the chemical stability varies from silicide to 
silicide. The most relevant example is the reactivity of 
Group IVA silicides in etches containing hydrofluoric 
acidi as routinely used in cleaning and etching steps in 
a typical process. By slight modifications to the 
relevant solutions it is even possible to avoid these 
problems without significantly affecting the existing 
process. In future processes dry etching will replace wet 
etching. This will effectively eliminate problems 
associated with wet etch compatibility, and therefore 
again this is not a deciding factor.
The remaining parameters, namely the resistivity 
and the reactivity with silicon dioxide, are the 
principal factors governing the choice of silicide.
The reactivity with silicon dioxide can be 
considered in terms of the difference in heats of 
formation of the metal and silicon oxides as presented in 
figure 1.6 [1:21]. If the metal oxide is significantly
more stable than silicon dioxide - ie. has a more 
negative change in enthalpy on formation - then there is 
a possibility of the thin gate oxide being reduced by the 
metal. If silicon dioxide is significantly more stable 
than the metal oxide then problems can arise in processes 
involving the formation of the silicide by reaction
between a silicon and a— metal— layer [1: 22] .— A— nat ive
oxide some 2 nm thick is invariably present on the 
silicon before metal deposition. If no reaction between
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metal and silicon dioxide is favoured then the reaction 
with the underlying silicon can only occur through 
pinholes in the oxide film, possibly resulting in large 
voids in the film of the diffusing species in the 
vicinity of the pinholes. It is possible to physically 
removei or at least d a m a g e , this thin oxide before 
deposition. but this is a step likely to introduce 
contamination into the film and is best avoided. A 
slightly more negative enthalpy of formation than that of 
silicon dioxide is therefore beneficial and that of 
titanium is more than adequate. Care must be taken to 
ensure that no deleterious interaction with the gate 
oxide takes place.
The final parameter* that of resistivity* clearly 
weighs heavily in favour of titanium disilicide* it 
having the lowest bulk resistivity of only 
13-25 micro-ohm cm, significantly lower than that of 
several refractory metals including titanium at 
40 micro-ohm cm. The true bulk resistivities would show 
tungsten and molybdenum silicides also to have very low 
resistivities, but these values are not readily obtained 
in thin f i l m s .
An additional consideration that will become 
apparent in subsequent chapters is the advantage of being 
able to remove unreacted metal in a wet etch while 
leaving silicide layers untouched. Titanium is readily 
etched in a standard cleaning— etch, l e a v i n g — the 
silicides, whatever their stoichiometry, untouched. 
Tantalum for example cannot readily be removed.
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Our choice of a titanium based metallisation 
follows from these considerations. and this thesis 
therefore concentrates on issues of particular relevance 
to titanium silicides.
The non-refractory metal silicides as listed in 
figure 1.5 may well prove useful for a gate level 
metallisation in future low temperature processes. In 
particular the very low resistivity and wide range of 
Schottky barrier heights are of interest. as is the 
possibility of forming the silicide by metal rather than 
silicon diffusion - a considerable advantage in 
self-aligned processes as it avoids the formation of 
short circuits between adjacent conductors. Existing and 
planned processes however demand the high temperature 
stability offered by refractory materials.
1.4 Discussion of options for the silicide process
Many different processes are used in the 
semiconductor industry and although this work is relevant 
to most of them, it has, of necessity, been carried out 
with reference to one in particular. This is a silicon 
n-channel MOS (NMOS) process referred to as the 
"polysilicon" process, which is used to fabricate most 
microprocessors and semiconductor memories. As can be 
seen from figure 1.7 [1:23], NMOS integrated circuits are
at— presen-t— second only to bipolar -in— wor-1 d — sales .— 0ver-------
the next decade a dramatic shift to complementary MOS 
(CMOS) is predicted, while GaAs is expected to achieve a
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toehold. This work on titanium disilicide is tailored for 
N M O S , is directly transferable to p-channel MOS (PMOS) 
and CMOSi is ideally suited to minimising propagation 
delays in long polysilicon emitters used in advanced 
bipolar devices and is being actively considered for 
inclusion in GaAs M E S F E T S .
1.4.1 Polysilicon process
A simplified polysilicon process is outlined in 
figure 1.8.
The first step is the growth of an oxide and the 
deposition of a silicon nitride film. The nitride is 
masked and etched in order to define the active region 
(A). The nitride masks the active region from the boron 
field implant which is used to ensure that the threshold 
voltage of the parasitic field MOS transistor formed by 
the interconnect:field o x i d e :substrate is greater than 
the supply voltage (B).
The next step is the growth of the thick field 
oxide using the local oxidation of silicon (LOCOS) 
process (C). The nitride layer prevents oxidation of the 
underlying silicon during the field oxidation.
The silicon nitride layer is removed and boron is 
implanted into the device in order to adjust the final 
threshold voltage to the desired value (D). The first 
o x i d e l a y e r  is removed and the crucial gate oxide grown 
(E). This is typically 60 nm thick in 3 micron processes* 
reducing to approximately 25 nm for 1 micron processes.
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The implants so far are low dose and are dominated* 
where they are not masked* by subsequent high dose 
implants. To simplify the illustrations they are not 
shown in the following figures (F).
An LPCVD polysilicon layer 500 nm thick* which is 
degenerately phosphorus doped, is deposited over the 
oxidised substrate. Degenerately doped semiconductors 
have their Fermi-level at or above the lowest level of 
the conduction band. They are therefore metallic 
conductors. As a result of this* degenerately doped 
polysilicon is a suitable material for interconnects.
The polysilicon is patterned in order to define the 
gate electrode and interconnects. A high arsenic dose is 
implanted into the resulting structure in order to form 
the source and drain regions. The polysilicon masks the 
gate oxide from the implant, thus effectively 
"self-aligning" the source/drain implant with the gate 
<H) .
The structure is oxidised, resulting in a 150 nm 
thick dielectric film with a very low pinhole density 
over the entire surface. This in turn is covered by an 
800 nm thick phosphorus doped glass layer in order to 
increase the thickness of the dielectric. Next, the glass 
layer is heated in order to smooth the surface prior to 
resist being spun on. This eases both the deposition of a 
uniform and complete resist layer and thereby the 
exposure of the resist. After exposing and developing the 
resist the thick oxide is etched in order to form the 
contact holes down to the source, drain and gate regions.
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The etched oxide is heated in order to smooth the surface 
thus enabling an aluminium film subsequently to be 
deposited with adequate step coverage. The aluminium film 
is etched, thereby defining the upper interconnect layer 
(J). In order to form good ohmic contacts the wafer is 
next annealed at approximately 450 °C for 15 - 30 minutes.
The device is finally covered with a chemical 
vapour deposition (CVD) silicon nitride and/or oxide 
layer for protection.
1.4.2 Silicide process (Figure 1.9)
The device structure resulting from this process is 
identical to that obtained from the polysilicon process 
except that titanium disilicide replaces the polysilicon.
No changes to the process are required until the 
polysilicon deposition step, at which point a titanium 
disilicide film must be deposited (A). This would 
normally be sputtered, either from a composite target of 
titanium and silicon or by co-sputtering from two 
targets, one of each material. Other deposition 
techniques that have been used include co-evaporation, 
reactive sputtering and low pressure CVD (LPCVD). 
Unfortunately silicon is notorious for "spitting" during 
evaporation and reactive sputtering shares with LPCVD the 
added complication of controlling hazardous gases.
In order to form the low resistivity disilicide it 
is necessary to anneal the sputtered film at 8 0 0 °C. Care 
must be taken at this stage to ensure there is no
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reaction between the metal component of the film and the 
anneal ambient. Most refractory metals react readily with 
oxygeni and many also react with nitrogen.
Next the silicide film must be etched (B). This 
involves developing a dry etch that will etch titanium 
disilicide anisotropically with good selectivity over 
silicon dioxide. The possibility of growing a high 
integrity silicon dioxide layer over the refractory metal 
disilicides is one of their key advantages. Clearly the 
oxidation must be characterised to optimise the 
simultaneous growth of silicon dioxide over source, drain 
and gate (C). In order to ensure that sufficient silicon 
is available for oxidation it is necessary to sputter the 
original film so that it is silicon rich.
After growth of the oxide and deposition of the PSG 
layeri contact holes have to be etched down to the 
silicide and silicon to enable the aluminium interconnect 
layer to contact the device CD). An oxide etch with good 
selectivity over both silicon and silicide is required, 
but the use of an HF dip as the final stage to clear the 
contact holes is precluded by the high etch rate of 
titanium disilicide in even dilute HF.
Finally, the device threshold voltage may well be 
altered by the presence of titanium disilicide over the 
gate oxide in place of polysilicon. The threshold implant 
can be tailored to compensate for this. However, if care 
is not taken during subsequent processing it is possible 
that the thin gate oxide could be reduced by the 
overlying silicide. This would render the device useless
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and must be avoided. This is one reason why processes 
which retain a buffer layer of polysilicon over the gate 
oxide tend to be preferred.
1.4.3 Polycide process (Figure 1.10)
This is very similar to the silicide process except 
that a layer of polysilicon is retained in contact with 
the gate oxide at all times, thereby preserving the 
polysilicon/oxide interface and avoiding the need for any 
changes to the threshold implant.
The polycide structure can either be achieved by 
co-sputtering a titanium disilicide film or alternatively 
by evaporating or sputtering a titanium film over a 
rather thicker polysilicon film (A). In both cases an 
anneal is required in order to form the low resistivity 
disilicide.
Next, the polycide structure must be etched (B). 
This involves developing a dry etch that will etch both 
titanium disilicide and polysilicon without significantly 
undercutting either, while retaining good selectivity 
over silicon dioxide.
A source of silicon for oxidation is assured by the 
polysilicon under the silicide (C). Silicon diffuses 
rapidly through the silicide and it is therefore possible 
to form high quality silicon dioxide films. If this 
silicon is exhausted then the final s t r u c t u r e a n d h e n c e  
electrical properties will be similar to those in the 
silicide rather than the polysilicon process. Indeed this
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approach has been proposed as a means of achieving the 
silicide-type structure.
1.4.4 Salicide process (Figure 1.11)
The SALICIDE process (Self Aligned
Silicide/Polycide) is radically different from the 
preceding processes in that the source and drain regions 
are silicided in addition to the gate interconnect 
[1:24]. This is achieved without the need for an extra 
mask step.
The process flow is as for the polysilicon process 
up to and including the oxidation of the polysilicon 
gate. In this process the oxide is deposited conformally 
rather than being grown (A). This oxide must be etched 
anisotropically. This requires the development of a dry 
etch that will etch oxide anisotropically while having 
good selectivity against silicon.
A "sidewall spacer"of oxide is left along the side 
of any polysilicon lines. Titanium is deposited onto this 
structure (B).
It is interesting to note that the source/drain 
implant can either be done after the spacer etch, or in 
two stages, after the polysilicon etch and after the 
spacer etch. This can be used to provide a graded 
junction in order to avoid problems with punchthrough and 
hot electrons often e n c o u n t e r e d i n  s m a l l g e o m e t r y  
d e v i c e s .
At this stage the disilicide formation anneal is
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carried out. Wherever titanium and silicon are adjacent a 
low resistivity disilicide is formed. Elsewhere the 
titanium remains unreacted (C). The unreacted titanium is 
removed in a selective wet etch» leaving titanium 
disilicide in s o u r c e ( drain and gate regions. The
resulting structure is then oxidised (D) and contacts cut 
(E) .
1.4.5 Stalicide process (Figure 1.12)
The STALICIDE (STC Self Aligned Silicide) process 
is a novel process developed as part of the work for 
this thesis in order to facilitate the implementation of 
a silicide gate metallisation into existing polysilicon 
processes with the minimum increase in processing. The 
SALICIDE process is clearly a large step in this
direction as it overcomes the problem of developing a dry 
etch for the silicide. The oxide sidewall spacer 
technologyi although used in some MOS p r o c e s s e s f is
however not used universally. Also the source/drain 
diffused region is used as a resistor in some devices. 
Silicidation of these regions could only be accommodated 
after a significant redesign! probably resulting in an 
extra mask step being incorporated to enable titanium to 
be removed from areas which would not benefit from
siliciding.
As in the SALICIDE process the polysilicon process 
is followed until after the polysilicon gate definition. 
It is of utmost importance that the polysilicon etch does
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not remove a significant ‘amount of the thin oxide over 
the source and drain regions. A titanium film is 
deposited by evaporation! sputtering or LPCVD over the 
entire structure (A).
The titanium is annealed in order to form the 
silicide over the gate (B). It is only at the gate 
interconnect that a source of silicon exists which can 
diffuse into the titanium in order to form the s i l i c i d e f
elsewhere the silicon is protected by either gate or
field oxide and so no reaction occurs. After this anneal 
the unreacted titanium is removed using a selective etch 
which leaves the titanium disilicide unetched (C).
The resulting structure is oxidised (D) and 
contacts are cut before aluminium metallisation (E).
1.4.6 Oxidation process (Figure 1.13)
This process is similar to the SALICIDE process in 
that it forms self-aligned s o u r c e » drain and gate 
contacts! but different in that it relies on oxidation
rather than a selective etch to separate the silicided
regions [1:25].
As with the previous two processes the polysilicon 
process is followed until after the polysilicon etch. It 
is important in this process that the thin oxide over the 
source and drain regions is removed in the etch (A). 
Titanium and silicon are codeposited to form a film of 
composition 1:1 (B). This is annealed to form the
disilicide over any source of silicon! and silicon
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deficient silicides elsewhere (C). This structure is 
oxidised to form silicon dioxide over any region with a 
good source of silicon* and a mixed oxide elsewhere 
caused by oxidising the silicon deficient silicide (D).
During the oxidation the gate interconnect is 
reduced slightly in size* and the source and drain 
regions recede into the silicon* due to silicon being 
used in the oxide. As a result of this the source* drain 
and gate are electrically isolated.
After oxidation* contact holes are cut before 
aluminium metallisation (E) .
1.4.7 "Heart of Moly" process (Figure 1.14)
This process is unique among those considered in 
that rather than being used to circumvent the problem of 
polysilicon's high resistivity, it is used to circumvent 
the problem of the low stability to oxidising ambients of 
refractory metals [1:26-27]. Some refractory metals have 
resistivities significantly lower than those of 
refractory metal silicides.
The polysilicon process is followed until after the 
gate oxidation, at which point a molybdenum film is 
deposited (A). Molybdenum can be deposited by LPCVD, 
sputtering or evaporation. The gate is then defined by 
etching the molybdenum (B). The resulting structure is 
annealed in silane (C) . The silane reacts with the 
molybdenum to form molybdenum disilicide over the metal.
Molybdenum disilicide is slowly oxidised in
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oxidising ambients to form silicon dioxide» while 
molybdenum forms a volatile oxide. The molybdenum 
disilicide therefore effectively passivates the 
molybdenum during the growth of a thin pinhole - free 
oxidei before LPCVD of a thicker oxide layer (D) . 
Contacts are cut in this oxide before aluminium 
metallisation.
1.4.8 Comparison of the silicide processes
The relative merits and problems of the various 
silicide based processes are outlined in Figure 1.15.
The advantage of self-aligned, silicided source and 
drain contacts in addition to silicided gate 
interconnects make the salicide and oxidation processes 
appear very attractive. The need to develop a sidewall 
spacer technology for the SALICIDE process, the problems 
inherent in controlling the oxidation in the oxidation 
process, and the fact that a process redesign would be 
needed to accommodate silicided source/drain regions, 
militate against these processes. Also it is important to 
consider whether it is desirable for all of the exposed 
silicon to be silicided. In many circuit designs there 
are areas where it is necessary that the polysilicon 
remains as a high resistivity material in order to allow 
the formation of resistors such as load resistors and 
those used for input protection. ~
Similarly, despite the very low resistance 
interconnect achievable with the "heart of moly" process,
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the major modifications required to change from a 
polysilicon process to a refractory metal process are 
generally prohibitive.
The three remaining processes each have some 
problem associated with etching. The polycide has the 
most demanding problemi many workers having reported 
severe undercutting of the polysilicon. The silicide 
process requires the characterisation of an anisotropic 
etch for titanium disilicide and the STALICIDE process 
requires that the polysilicon etch has very good 
selectivity against silicon d i o x i d e , and also that a 
suitable selective etch can be found which is capable of 
removing unreacted titanium. Considering the problems 
associated with each of these p r o c e s s e s » those associated 
with the STALICIDE approach are l e a s t t by virtue of the 
fact that it is designed around available process steps. 
The selective etch has been reported in the l i t e r a t u r e » 
and the etching of polysilicon with selectivity over 
oxide is a routine production dry etch.
The remaining two possible problems associated with 
the STALICIDE process are. f i r s t l y , the need to anneal 
the unpassivated titanium and. secondly. the likelihood 
of the silicided polysilicon sidewalls affecting device 
characteristics. These problems have both been resolved, 
in the first case by careful control of the anneal 
conditions and in the second by the use of a dry etch 
which- passivates the polysilicon sidewalls against 
reaction with titanium.
In conclusion. the STALICIDE process has been
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adopted as the process most suitable for ease of 
implementation at STL. The other processes will each have 
their own place given other criteria by which a choice 
must be m a d e , but for our application, and certainly for 
the bulk of this thesis, the STALICIDE process has been 
c h o s e n .
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CHAPTER TWO
DEPOSITION AND ANNEALING TECHNIQUES
Introduction
Silicides for VLSI applications can be formed by 
one of two techniques. Either a metal layer is deposited 
over a silicon substrate or the metal and silicon are 
deposited in such a manner that the resulting film is an 
intimate mixture of the two constituents. In both cases a 
subsequent anneal may be needed to interdiffuse and react 
the metal and silicon to form a silicide. Each method has 
characteristic advantages and disadvantages. In this 
chapter> film deposition systems relevant to and results 
from both techniques will be presented and the two will 
be compared with reference to MOS processes and 
processing requirements. Finally, both conventional and 
more advanced systems will be described and their merits 
c o m p a r e d ._____________________________________________________________
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2.1 Deposition techniques
Several deposition techniques are now accepted for 
metal deposition in MOS processing. These are 
evaporation, sputtering and chemical vapour deposition.
2.1.1 Evaporation
Figure 2.1 is a schematic of an evaporation system. 
Deposition by evaporation involves heating the source 
material to temperatures high enough to vaporise it. The 
chamber pressure is approximately 10“* Pa and therefore 
the majority of the vapour from the source travels 
without collision until it strikes the chamber wall or 
furniture. The substrates are placed so as to intercept 
the vapour which then condenses on them. They are 
normally mounted on a moving holder in order to improve 
uniformity. High quality films of many materials have 
been deposited by this technique [2:1].
Evaporation is ideally suited to the deposition of 
materials with a low melting point and a high vapour 
pressure, such as aluminium and nickel. Refractory 
metals, by definition, do not have low melting points and 
therefore are not the ideal materials for deposition by 
evaporation. Refinements to the method of vaporising the 
source, however, have made it possible to deposit even 
t he s e ma t e r la Is .
Figure 2.2 shows three stages in the evolution of 
source design in evaporation systems. In the first case
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an electric current is passed through a filament of the 
material to be evaporated. The filament heats up and 
gradually evaporates. The centre of the filament heats up 
most rapidly and therefore has a more rapid loss of 
material through evaporation than any other part of the 
filament. This results in the centre of the filament 
thinning considerably which in turn increases the 
resistance of this region. The centre of the filament 
heats up even more rapidly than elsewhere which further 
increases the rate of evaporation. As a consequence of 
this positive feedback system the filament source can be 
considered as a point source of material rather than as a 
line source. This property is used to good effect when 
evaporation is used to shadow samples in preparation for 
analysis in a scanning electron microscope (SEM). 
Unfortunatelyi however. this source design is highly 
inefficient in terms of both material usage and ease of 
operation. as the filament needs to be replaced after 
each deposition.
An improved thermal evaporation source offering 
greatly improved material usage and ease of operation is 
shown in the centre of figure 2.2. Here a refractory 
crucible has a refractory metal (eg. tungsten) filament 
wound around it. The material in the crucible must have a 
much higher vapour pressure than either the crucible or 
filament at the temperature at which evaporation takes 
place. Provided this can be ensured,—  many— depositions can 
be carried out before the crucible needs refilling. This 
is a very significant advantage when a high throughput of
39
substrates is required. Unfortunately this source is not 
compatible with the deposition of refractory metals.
A significantly different design of evaporation 
source is shown at the base of figure 2.2. In this the 
source of energy is not heat generated by current flowing 
through a filament, but by an electron beam directed into 
the centre of the source material. The container holding 
the source material is water cooled, thus enabling a 
refractory metal such as tungsten to be evaporated from a 
container constructed of copper. This technique of 
evaporation is termed "e-beam evaporation" and is the
method favoured for deposition by evaporation of most 
materials used in MOS metallisation.
Evaporation of titanium onto heated silicon 
substrates can result in the formation of titanium
disilicide. By using two e-beam sources it is possible to 
co-evaporate two materials in one deposition, and again 
deposition onto heated substrates can result in the
deposition of compounds of the source materials [2:1]. 
Good control of co-evaporation is not easy, however, as 
the spatial distribution of evaporated material from the 
e-beam hearth is neither constant nor predictable 
throughout the deposition [2:3]. It is also unfortunate 
that silicon has a tendency to "spit" [2:3] during 
evaporation - caused by local overheating and bubble 
formation - and this militates against the use of
co-evaporation for silicide applications.
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2.1.2 Sputtering
Figure 2.3 is a schematic of a sputter deposition 
system. The target is manufactured in such a manner that 
the surface exposed to the plasma is composed of the 
material to be sputtered. The chamber is normally 
evacuated to 10“* Pa prior to backfilling with a sputter 
gas - typically argon - to a pressure of approximately 1 
Pa. By connecting the target and substrate holder across 
a DC or RF power s u p p l y , a plasma can be maintained 
between the two plates. The argon plasma results in 
positively charged argon ions striking the target and 
ejecting the target atoms by momentum transfer. These 
ejected atoms condense to form thin films on exposed 
surfaces! including the substrates.
Sputtering can be used to deposit most materials! 
and by using mosaic! hot pressed or compound targets it 
is possible to deposit two elements in the same 
deposition. The feasibility of this means of codeposition 
is dependent on the sputter yields for the different 
materials being similar. Figure 2.4 lists the sputter 
yields of silicon and the various refractory metals of 
most relevance to this thesis. The yield is quoted in 
atoms sputtered per incident argon ion with an energy of 
500 eV - a realistic value. The yields are all very 
similar and therefore the reproducible deposition of 
predetermined mixtures of refractory metals and silicon 
is possible from one compound target.
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A further means of codeposition is by sputtering 
the two materials from independent targets - this is 
termed "cosputtering". The upper diagram in figure 2.5 
illustrates true cosputtering in which both materials are 
incident on the substrate at the same time. The lower 
diagram in figure 2.5 illustrates an alternative means of 
codeposition which is also covered by the term 
"cosputtering" in which many sequential layers are 
depositedi alternating from one material to the other. In 
this thesis "cosputtering" is understood to include and 
generally refer to this latter method.
An alternative means of codeposition is by reactive 
sputtering [2:4]. It is possible for example to sputter 
from a titanium target in a sputter gas containing 
nitrogen, ammonia or silane in addition to argon. By 
careful control of both the sputter gas and sputter power 
it is possible to deposit films of titanium nitride with 
the former gases and titanium silicon mixtures with the 
latter. Use of heated subtrates or target would enable 
the deposition of titanium disilicide [2:5] .
Deposition by cosputtering has the significant 
advantage that the composition of the deposited film can 
be controlled simply by varying the relative power 
delivered to the two targets. This technique was used 
extensively to determine the optimum composition for 
silicide films for VLSI metallisation.
By reversing the polarity of the gas discharge, 
material can be sputtered from the substrate. This 
technique can be used as a crude means of cleaning the
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substrate prior to deposition. Great care must be taken 
in order to ensure the contamination introduced by 
"sputter etching" does not result in more severe problems 
than the layer it removes or damages would have done. 
This is certainly no substitute for chemical cleaning.
The introduction of magnetron t a r g e t s » as shown in 
figure 2.6 [2:6]. in which a magnetic field is used to
confine the plasma. thereby increasing the electron 
density and therefore the ionisation efficiency near to 
the target material, has resulted in an increase in the 
deposition rates obtainable by sputtering, albeit at the 
expense of efficient use of material. Deposition rates 
comparable with evaporation are now achieved routinely. 
The use of RF as opposed to DC discharges enables 
insulating (such as silicon dioxide) or poorly conducting 
(such as silicon) materials to be deposited by 
sputtering.
Sputtering can result in the formation of many 
particulates in the deposition chamber. In order to avoid 
problems due to these particulates dropping onto the 
wafer, and thereby causing a "pinhole" in the deposited 
film, it is advisable that the substrates are not mounted 
"face up" in the vacuum system. Similarly if there are 
several targets in the system then it is advisable that 
the targets are not mounted face up. Otherwise severe 
cross contamination can occur caused by the particulates 
dropping onto the targets. It is also possible for the 
target power supply to be short-circuited by particulates 
falling between the target and any vacuum furniture
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electrically connected to the chamber. To prevent these 
problems it is recommended that both targets and samples 
be mounted parallel to the sides rather than the base of 
the vacuum system.
2.1.3 Chemical vapour deposition
Chemical vapour deposition (CVD) is a deposition 
technique in which vapour phase constituents react to 
form a solid film at a surface. Both refractory metals 
and more recently refractory metal silicides have been 
deposited by this technique [2:7-2:12].
Figure 2.7 shows a schematic of a low pressure CVD 
reactor for refractory metal or metal silicide deposition 
[2:11]. CVD is a harder technique to control than either 
evaporation or sputtering. As the gases diffuse down the 
furnace so the concentrations of the reactants decrease 
as they react to form the required film. In order to 
ensure uniformity of deposition across individual wafers 
and from wafer to wafer* it is necessary to control and 
optimise gas flow* temperature profile* pressure and 
substrate position. Great importance must also be placed 
on equipment cleanliness* gas purity and safety measures.
Notwithstanding technical problems* high quality 
films of metals and silicides have been deposited with 
uniform thickness. The highly conformal films enable line 
resistances due to thinning at steps and edges to be 
reduced significantly. A potentially very useful property 
of tungsten CVD is the ability to deposit tungsten
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selectively on silicon and metal without simultaneously 
depositing on silicon dioxide. By this means a 
tungsten-based polycide scheme self-aligned to the 
polysilicon interconnects is readily achieved.
2.1.4 Advanced deposition techniques
Thin film deposition is a rapidly advancing 
technology. As both the demands placed on silicide 
processes and the experience with a wide range of varied 
deposition techniques increase so the possible use of 
more advanced deposition techniques becomes more likely. 
To date no serious contenders for the three techniques 
listed above have appeared* but for completeness three 
alternatives should be mentioned.
2.1.4.a Implantation
It is of course possible to implant metal into 
silicon or silicon into metal. This followed by an anneal 
would permit the formation of silicides. Implantation can 
be masked and therefore selective silicide formation 
would be possible with no problems associated with 
lateral film growth. High dose implantation would be 
requiredt and whilst this is not a routinely used process 
step at present. the upsurge in interest in 
silicon-on-insulator (SOI) technologies has resulted in 
the accelerated development of very high current 
implanters to make the economic production of implanted
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oxide or nitride SOI feasible. As these new machines 
become available so the interest in high dose 
implantation for applications other than SOI will 
increase. Implantation of nitrogen into titanium has 
already been proposed as a means of forming titanium 
nitride.
2.1.4.b Plasma-enhanced CVD (PECVD)
By combining CVD and plasma technologies it is 
often possible to enable reactions which would otherwise 
not occur or, more commonlyi to lower the temperature at 
which a reasonable deposition rate can be attained for 
reactions known to be possibleeusing CVD. This has 
obvious advantages for eg. tungsten disilicide deposition 
where relatively long times and high temperatures are 
normally required to form the low resistivity silicide. 
By developing PECVD technologies it is possible to 
deposit low resistivity tungsten disilicide at relatively 
low temperatures [2:9], As an extension of this process, 
the use of very high power pulsed plasmas enables high 
peak plasma temperatures to be attained with only slight 
warming of the substrates.
2.1.4.C Photo-assisted CVD
By exciting the reacting species on the substrate 
surface with light it is possible to enhance or enable 
CVD processes. By using monochromatic radiation it is
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entirely feasible to break selectively some bonds in the 
reactant whilst leaving others unaffected. By using a 
focussed light source it is possible to write a pattern 
of reacted product using photo-assisted CVD. This 
approach has all the drawbacks associated with any direct 
write system, but does offer the possibility of gate 
level interconnect deposition and definition without the 
need for a dry etch step. By removing this etch step one 
possible cause of damage near the gate oxide is removed.
2.1.5 Comparison of deposition techniques
Figure 2.8 shows a comparison of e-beam 
evaporation, sputtering and CVD. Each deposition 
technique is suitable for use in silicide metallisation, 
but clearly the different characteristics are significant 
and sufficient to warrant an informed choice to be made.
The favoured technique at present is sputtering, 
either of the metal on silicon or by cosputtering. The 
film composition can be very closely controlled and 
machines giving excellent throughput are readily 
available. The principal disadvantages of this technique 
are the incorporation of argon and other impurities into 
the film and the possible damage caused by the ion 
bombardment during deposition.
CVD is a more complex technique, but both metals 
and silicides have been deposited using it [2:10]. Again 
the incorporation of impurities is an important issue. 
Two significant advantages over rival techniques are the
*
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possibilities of very high throughput and of selective 
deposition of metal on silicon, while the oxide remains 
uncoated [2:8]. The use of this technique is likely to 
increase as confidence in the only recently available 
equipment increases.
E-beam evaporation offers the possibility of very 
high purity films, but this potential is rarely realised 
in any but UHV systems. Problems with silicon deposition 
restrict the use of this technique to silicides formed by 
annealing metal films over silicon.
In this thesis results from evaporated and 
sputtered films are considered. Films deposited by CVD 
were not available.
2.2 Annealing techniques
In conventional silicon MOS processing almost all 
annealing is carried out in a diffusion furnace as shown 
schematically in figure 2.9. The furnace tube is 
maintained at the required anneal temperature and the 
substrates slowly introduced. After approximately two to 
five minutes the substrates will have attained the 
temperature of the furnace tube. Anneals are typically of 
ten minutes to two days duration at temperatures from 
400°C to 1200°C. More recently, however, tight control of 
dopant redistribution has resulted in an upsurge of 
interest in, and the development of, rapid anneal 
techniques.
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Figure 2.10 shows a selection of process steps used 
in existing processes plotted on a time versus 
temperature plot. Also included is a line corresponding to 
the diffusion of boron - the fastest diffuser of the 
common dopants - by one micron. Clearly in device 
structures of minimum feature size of the order of one 
micron the total diffusion of any dopant must be 
restricted to a fraction of one micron. Equally clearly 
many of the processing steps used in existing device 
manufacture are not compatible with this requirement.
Figure 2.11 is a similar time versus temperature 
plot on which are indicated regions in which diffusion of 
even boron is less than one m i c r o n , and also the region 
in which complete activation of implanted dopants and 
epitaxial regrowth of any implant damage is achieved. 
After the implantation of dopants it is necessary that 
all anneals be in the former r e g i o n , and that at least 
one be in the latter. The advantage of annealing at high 
temperatures for short periods is evident, and for this 
reason a considerable research effort has been directed 
towards "pulse". "transient" or rapid annealing 
[2:13,2:14].
Schematics of the various anneal systems are shown 
in figures 2.12-2.16, along with a further time 
temperature plot on which the regions addressed by each 
are shown. Broadly there are four categories, namely 
adiabatic, heat flux, rapid isothermal and furnace 
systems. The "optical furnace" region indicates where 
equipment designed primarily for RIA applications is
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being used in a role which is scarcely "rapid 
isothermal", but which is not addressable by diffusion 
furnaces.
Furnace anneal systems involve times which are very 
long compared with both the thermal diffusivity of 
silicon and the diffusion of dopants in silicon. 
Typically the anneal time varies from minutes to a few 
days. Using diffusion furnaces many wafers can be 
annealed at the same time with excellent temperature 
uniformity across each wafer and from wafer to wafer. 
Unfortunately as wafer size increases so the minimum time 
required to heat a batch of wafers to temperature
increases from a value which is often already 
unacceptably high.
Rapid isothermal anneals involve times which are 
long in comparison with the time constant of the thermal 
diffusivity of silicon, but not in comparison with the 
diffusion of dopants in silicon. The timescale involved 
is typically one to ten seconds, although the same 
equipment is increasingly being used for anneal times of 
up to ten minutes because of the excellent control of 
time and temperature available. All RIA equipment to date 
is designed to process a single wafer at a time, and 
therefore only anneals of less than one minute are likely 
to be considered in a production environment.
Heat flux annealing involves heating the surface of 
the wafer whilst the bulk remains at a relatively low
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temperature. The top one to three microns can readily be 
heated to temperatures in excess of 1100°C by the use of 
flash lamps or scanning laser or e-beams. The heating 
cycle is typically less than one millisecond long after 
which the surface layer cools extremely rapidly as it is 
in excellent thermal contact with the rest of the 
unheated wafer.
Adiabatic annealing involves the use of times short 
in comparison with the thermal diffusivity of siliconi 
ie. from picoseconds or shorter to tens of microseconds. 
By operating in this time regime it is possible to anneal 
or even melt the surface layer of a wafer without 
significantly heating the bulk. This results in complete 
dopant redistribution within the molten layer and enables 
activation beyond the solid solubility limit of the 
dopant. This technology is of considerable interest to 
3-D integration. As yet the only commercially available 
system is the Quantronix laser anneal system. This uses a 
pulsed Nd:Yg laser. By scanning the pulsed laser across 
wafers mounted on a turntable very short time anneals are 
p o s s i b l e .
A significant drawback of these last two anneal 
regimes is that they result in large temperature 
gradients in the wafer which can in turn result in 
defects in the lattice.
The peak temperature attained during these very 
short anneals is linearly dependent on the laser power. 
The power output of a suitable laser can only be 
controlled to within about 6%. As a result of this the
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peak temperature cannot be guaranteed to be better than 
within 60 degrees for anneals at 1000°C. In RIA systems 
the final temperature of the wafer is proportional to the 
quartic root of the power input and therefore the 
repeatability of the power input from the lamps is not a 
limiting factor in the anneal control.
A more recent development is the use of a transient 
anneal during an RIA. A schematic of temperature versus 
time profile for such an anneal is shown in figure 2.17. 
This technique minimises temperature gradients in the 
wafer and also reduces peak power requirements for the 
transient anneal.
In silicide formation movement of atoms is
requiredi and therefore most work has involved the use of 
furnace annealing as this ensures adequate time is
available for both diffusion and reaction. Pioneering
work on the use of RIA has been carried out at STC for
inclusion in this thesis.
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CHAPTER THREE
THE DEPOSITION AND ANNEALING OF 
COSPUTTERED FILMS OF TITANIUM AND SILICON
Introduction
The first deposition technique used in this study 
was cosputtering. This was chosen because of the 
excellent control of film stoichiometry that it offered. 
It was hoped that this control would eventually enable 
optimisation of the films to given MOS process 
requirements. In addition, from the processing point of 
view, the concept of a "drop-in" replacement for 
polysilicon was satisfied most readily by simply 
replacing the polysilicon with an alternative such as 
titanium disilicide.
The scant literature available at the time also 
favoured the use of a codeposited film. The reasons were 
that if tungsten or molybdenum silicides were being used 
then the inter-reaction of metal and silicon is not easy 
to control [3:1,3:2], and, whichever silicide were 
chosen, that cosputtering offered the hope of minimising
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stress and ensuring that - if excess silicon were 
deposited - there was a readily available source of 
silicon for any subsequent oxidations [3:3]. It was also 
noted that the inherently local metallurgical interaction 
which occurs in codeposited films should lead to a 
smaller grain size and therefore a smoother surface at 
the expense of sheet resistance [3:4],
Of the groups considering the deposition of a metal 
film on silicon with subsequent annealing enabling the 
inter-reactioni most were doing so purely to suit their 
chosen analytical technique! namely RBS [3:5i3:6]. Only 
one group was working on this technique with respect to 
use in an MOS process [3:7•3:8]«' and they were working in 
parallel on cosputtered films [3:3 i 3 : 4 , 3:8] . The main 
advantage of depositing only the metal lay in the 
patterning of codeposited films. This problem seemed 
likely to be short-lived and therefore there seemed to be 
no significant advantage in depositing metal on silicon.
This chapter starts by outlining some of the 
details involved in the deposition of the films for this 
study. It then goes on to consider annealing the films in 
order to form an acceptable low resistivity interconnect. 
The first anneal systems used were diffusion furnaces. 
Whilst silicides were formed in these systems it soon 
became apparent that rapid isothermal annealing (RIA) 
could be used for silicide formation. Pioneering work on 
the use of RIA to form low resistivity silicides for 
interconnects was carried out in this study and is 
reported in this thesis.
65
After presenting a model to explain the form of the 
sheet resistance versus anneal parameter curves this 
section goes on to present a study on the stress in 
cosputtered and annealed films.
3.1 Deposition of cosputtered films
In order to form the low resistivity titanium 
disilicide it is necessary to anneal the constituent 
elements so that they intermix and react. By codepositing 
titanium and silicon the degree of intermixing required 
is minimised and therefore the anneal temperatures and 
times necessary to form a low resistivity layer should 
also be reduced. As device geometries continue to be 
reduced so the possibility of using lower temperature and 
shorter time anneals becomes more significant.
Films of titanium and silicon were cosputtered onto 
oxide coated silicon wafers in a magnetron sputtering 
system. shown schematically in figure 3.1. After loading
the wafers the system was evacuated using a rotary pump
and an oil diffusion pump. A water cooled baffle was 
placed immediately above the pumping stack to minimise
transport of oil vapour to the sputtering chamber. A 
liquid nitrogen cold trap was also used, resulting in a 
very high pumping speed for water vapour. After 
evacuating to the readily achievable base pressure of
2 10“* Pa., the pumping system was throttled and argon 
admitted to a pressure of 1 Pa. The argon was passed 
through a gas purifier, consisting of a titanium
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filament, in order to remove any trace of impurities such 
as oxygen, nitrogen and water vapour.
Figure 3.2 shows the output from a quadrupole mass 
spectrometer operating on the pump side of the sputter 
chamber gate and throttle valves. The first trace shows 
the mass spectra of the vacuum above the pumping stack 
with the gate valve closed. The second trace shows the 
mass spectra of the pump and chamber connected via the 
open gate valve after the chamber has been evacuated to 
its base pressure. The mass range shown is from 10 to 35 
a.m.u. as the most relevant peaks occur in this region. 
The ratio between peaks at masses 32 (oxygen) and 28 
(nitrogen and carbon monoxide) are in each case 1:5 
indicating that the majority of the mass 28 signal is due 
to nitrogen, presumably from a small leak in the vacuum 
chamber. The signals at masses 17 and 18 are attributable 
to water vapour which has condensed inside the chamber 
whilst the chamber was open to allow loading of the 
substrates. This water desorbing from the chamber is the 
principal constituent of the gas remaining in the chamber 
at these low pressures. It was not feasible to bake the 
chamber in order to aid desorption of water from the 
system in an acceptable time, and therefore this 
background water vapour level was tolerated for the 
depositions described in this thesis. It is worthy of 
note that the targets were warmed up prior to each 
deposition, and that a considerable proportion of the 
absorbed water may well desorb during this process.
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Figure 3.3 shows a mass spectrum of the residual 
gas over the range 5-100 a.m.u. with the quadrupole mass 
spectrometer set on a more sensitive scale than has been 
presented previously. This shows signals at higher masses 
than those in the last figure. These masses - principally 
43, 44, 57 and 90 - are attributable to a small degree of 
back-streaming from the diffusion pump. After the 
silicide deposition the peaks due to nitrogen, oxygen and 
water vapour are reduced to between one half and one 
third of their original size due to gettering by the 
recently deposited titanium in the chamber as shown in 
figure 3.4.
t
Magnetron sputter target assemblies were used in 
order to improve film purity by increasing the deposition 
rate. Target materials were specified pure to 99.99 % .  A
D.C. power supply was used for the titanium discharge. An 
R.F. power supply was required for sputtering silicon due 
to the relatively high resistivity of the undoped silicon 
target. The alternative, of using a heavily doped silicon 
target to improve electrical conductivity, was not chosen 
as it was considered wise to minimise any contaminants in 
the sputtered films. The thickness and composition of the 
film was calculated from deposition rates which were 
checked by etching a step in the film and measuring its 
height using a Talystep height monitor, and also by 
measuring the weight increase of the films after 
deposition. Figure 3.5 outlines the results obtained.
Deposition rates were also obtained as a function 
of power and current applied to the plasma. These results
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are shown in figure 3.6. The deposition rate has a power
law dependence on both power and current, but for most
applications a linear regression fit is adequate for 
predicting film composition and thickness. Typical errors 
associated with this approximation are only of the order 
of 5%.
The deposition rate is also a function of chamber 
pressure, and figure 3.7 shows how the deposition rates 
of titanium and silicon decrease as the pressure is
increased from 0.3 - 1.2 Pa (3 - 12 m B ) . The relative
changes for the two materials are similar, and therefore 
the ratio of deposition rates is not affected 
significantly. Also shown is the rate of incorporation of 
oxygen in the film during deposition as estimated from 
the AES analysis which produced the profiles shown in 
figure 3.8. The oxygen level rises dramatically with 
deposition pressure and for this reason relatively low 
pressures were chosen for this work. Also shown in figure
3.8 are RBS profiles showing the decrease in deposition 
rate with pressure. At very high pressures the mean free 
path of the sputtered ions is significantly less than the 
target to substrate distance. As a result the vast 
majority of the ions suffer collisions and the deposition 
rate decreases significantly. The final RBS profile in 
figure 3.8 shows this.
The sputter targets were warmed up before each 
deposition in order to ensure that any native oxide layer 
or absorbed impurities on the targets were removed prior 
to the sputtered species being permitted to impinge on
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the substrates. Figure 3.9 shows how the potential across 
and the current through the target and plasma vary as a 
function of time after plasma ignition for a constant 
applied D.C. power. From this it is clear that the 
resistance of the target is decreasing with time, 
stabilising only after times in excess of thirty minutes. 
This decrease in resistivity can be attributed either to 
the power supply and sputter target warming up* or 
alternatively to the removal* during the early stages of 
sputtering* of a native oxide layer on the surface of the 
titanium. This oxide layer acts as a resistance in series 
with the plasma and metal target. Also shown in figure
3.9 are the potential and current as a function of time 
from plasma ignition for the same target* but one hour 
after depositing a silicide film* without the vacuum 
having been broken. In the hour after film deposition the 
power supply and target have cooled to a condition 
similar to that before the original deposition* but the 
target has not been exposed to nitrogen or oxygen and 
therefore no impurity layer has formed on its surface. 
The potential and current stabilise after less than half 
a minute. This shows that the time required to stabilise 
the potential and current in the case of the first plasma 
ignited after the pump down is not due to the power 
supply and target warming up, but is in fact due to the 
gradual removal of the surface impurity layer.
Figure 3.10 shows a scanning electron micrograph of 
an 'as-sputtered#Ti + 2Si film on an oxidised substrate No 
evidence of structure was observed in this film. The film
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is comprised of many alternate layers of titanium and 
silicon 7 nm and 14 nm thick respectively. Figure 3.11 
shows an AES profile through a similar film. The film is 
approximately 200 nm thick and the layered structure is 
clearly visible. The principal impurity in the film is 
oxygen* but even this is low at approximately 2 % ,  just 
above the noise in the AES profile. A thin native oxide 
has grown at the surface of the film after exposure to 
a i r .
3.2 Annealing of cosputtered films
3.2.1 Annealing of cosputtered films 
using a diffusion furnace
Initial attempts to anneal these films to form the 
low resistivity disilicide were fraught with difficulties 
due to the great affinity of titanium for nitrogen and 
particularly oxygen. These initial anneals were carried 
out in quartz furnace tubes which, as is common in the 
semiconductor industry, are open at one end whilst the 
wafers are pushed into the hot zone of the furnace using 
a long quartz rod. The anneal ambient for these 
experiments was a flow of nitrogen. In many cases as the 
wafer was pushed into the furnace hot zone it could be 
observed to have reacted with the anneal ambient. The 
resulting film was not a nitride. as might have been 
expected as the anneal was carried out in a flow of 
nitrogen, but was found to be an oxide. Possible sources
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of the oxygen contamination were the anneal gas* gas 
absorbed on the wafers or trapped between them. and 
oxygen backstreaming up the tube from the end of the 
furnace open to the atmosphere. Each of these sources of 
oxygen could readily have enabled the formation of 
significant oxide films. By using the "elephant's trunk" 
purge system shown in Figure 3.12 the amount of absorbed 
or trapped oxygen was minimised. The integrity of each 
gas line and connection was tested in order to ensure 
that the oxygen level in the nitrogen entering the 
furnace was limited to less than 10 ppm, as measured at 
the source of nitrogen - in this case gas from a liquid 
nitrogen source. Despite these precautions films often 
visibly oxidised - turning a characteristic blue - as the 
quartz boat was pushed into the furnace.
The oxidation rate of these cosputtered films was 
considerably higher than that of silicon, and therefore 
films were prepared with a thin sputtered silicon cap 
over the cosputtered film. By this means the oxidation 
rate as the boat was pushed into the furnace - before the 
end cap could be fitted - was that of silicon. The 
cosputtered film was able to react to form the silicide 
beneath the overlying protective cap. The formed silicide 
was subsequently shown to have an oxidation rate similar 
to that of silicon, not as rapid as the cosputtered film. 
Figure 3.13 shows AES profiles of the surface of titanium 
and silicon capped cosputtered layers before and after a 
formation anneal, demonstrating the efficacy of this 
procedure.
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Figure 3.14 shows how the resistivity of a capped, 
cosputtered film of titanium and silicon varies as a 
function of anneal temperature in a conventional furnace. 
The anneal time was thirty minutes and the ambient gas 
was nitrogen. At anneal temperatures in excess of 650°C 
the sheet resistivity dropped to between 1 and 1.5 
ohms/square. This corresponds to a "thin film bulk 
resistivity" of 20 - 30 micro-ohm c m . , in good agreement 
with the available values in the literature for titanium 
disilicide formed from cosputtered films
[3:3,3:4,3:8,3:9].
Figure 3.15 shows the resistivity of the same film 
as a function of anneal time. For temperatures in excess 
of 800°C the resistivity is effectively independent of 
time, the low resistivity characteristic of silicide 
formation being achieved in the time required to push the 
sample into the hot zone of the furnace and subsequently 
to withdraw it. As the temperature is reduced so 
correspondingly longer times are required before silicide 
formation is achieved, until at 650°C anneals even of one 
hour are not adequate.
3.2.2 Rapid thermal annealing of cosputtered films
The rapid formation of titanium disilicide at 
temperatures in excess of 800°C, as found from furnace 
results, suggested that Rapid Isothermal Annealing (RIA) 
of cosputtered films could be an appropriate means of 
forming low resistivity interconnects. RIA is a
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particularly appropriate technology for the fine geometry 
processes into which it was envisaged that titanium 
disilicide would be implemented. STL was one of the 
original proponents of the use of RIA, principally for 
dopant activation. The equipment developed at STL by 
P.D. Scovell and C.E. Eavestaff for their pioneering work 
proved to be an ideal vehicle for testing the possible 
use of RIA for silicide formation.
For this work titanium and silicon layers 7 nm and 
14 nm thick respectively were alternately sputtered to a 
total film thickness of 200 nm. The substrates used were 
silicon wafers on which 80 nm of thermal oxide had been 
grown in a wet oxidation process. The wafers were scribed 
into pieces 2 cm square. These pieces were then annealed.
The anneal system used was developed at STL and is 
shown schematically in figure 3.16. The anneal chamber 
was first evacuated to 7 10-'* Pa using a rotary pump, 
diffusion pump and liquid nitrogen cold trap. The chamber 
was then backfilled with nitrogen to a pressure slightly 
above atmospheric. Current was passed through the 
graphite strip which serves as a resistance heater. The 
current could be varied up to 1000A, at applied voltages 
of up to 10V. The temperature was monitored by focussing 
an infra-red pyrometer on a portion of the wafer 
previously coated with a carbon solution. The pyrometer 
had previously been calibrated by focussing on a carbon 
coated wafer in a conventional furnace maintained at a 
known temperature with the quartz window used in the 
anneal system placed in front of the pyrometer, and also
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by monitoring the melting points of various materials. 
The temperature could be controlled to within ten degrees 
of the desired temperature with a reproducibility of 
approximately two degrees.
Typical temperature-time profiles for anneals in 
this system are shown in figure 3.17. The current was 
turned on and the graphite strip heated until the wafer 
temperature exceeded a preset value. At this point the 
current was automatically turned off. The temperature was 
still monitored throughout the anneal. The required 
temperature was reached in times varying from 8 seconds 
for 700°C to 19 seconds for 1100°C. The samples were 
cooled to below 600°C in less than thirty seconds, but 
were left in the chamber to cool for ten to fifteen 
minutes to avoid oxidation of the annealed films. All 
traces of the carbon coating were then removed and a four 
point probe used to measure the sheet resistance of the 
annealed film.
As can be seen from figure 3.18, the sheet 
resistance dropped rapidly from the "as deposited" value 
of 25 ohms/square to 6 ohms/square, but only at 
temperatures in excess of 900°C did it drop further to
1.3 ohms/square. The completion of two processes is 
required to achieve low resistivity films; the film 
constituents must interdiffuse in order to form a 
homogeneous layer, and they must react to form the 
silicide. It is likely that sufficient interdiffusion to 
form the monosilicide occurs very rapidly at temperatures 
above 750°C, but that temperatures in excess of 900°C are
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required - given the short pulse - to form the low 
resistivity disilicide throughout the film. The sheet 
resistivity of the films annealed at about 900°C is 
directly comparable with that obtained from films 
annealed in a conventional furnace for thirty minutes, 
indicating that the interdiffusion and reaction of the 
titanium and silicon are complete. Also, the post-anneal 
film thickness of the 1100°C sample was estimated by 
Auger profiling to be 175 nm. This and the measured sheet 
resistance of 1.3 ohms/square show that the bulk 
resistivity of the annealed film is close to 
23 micro-ohm cm, in good agreement with that found from 
furnace annealed samples reported earlier and also from 
results reported elsewhere for titanium disilicide. 
Subsequently other groups also considered the use of RIA 
for the formation of titanium disilicide. Their results 
are in agreement with those presented here [3:10-3:13].
Figure 3.19 shows sheet resistivity after repeated 
pulse anneals, and their effectiveness compared with a 
full furnace anneal. Figure 3.20 shows empirical and 
simulated RBS spectra for a cosputtered film annealed at 
850°C. The presence of a uniform layer of disilicide is 
apparent. As noted earlier, for RIA anneals at 
temperatures in excess of 900°C the interaction appears 
to be complete, with subsequent anneals yielding no 
further improvement. The sample annealed at 870°C shows a 
dramatic drop in sheet resistance after only a few 
pulses, whereas the sample annealed at 770°C does not 
show a similar change after twice as many pulses. The
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limiting temperature is about 600°C, which is the lowest 
temperature at which titanium disilicide is the favoured 
phase for formation [3:14]. During a short anneal at 
950°C the diffusion of dopants is negligible, and the 
short high temperature anneal used to activate or 
reactivate dopants at the end of a process could also be 
used to anneal the silicide gate electrode and 
interconnects.
3.2.2.1 Modelling of rapid thermal anneal results
In order to understand the "kink" or "ledge" in the 
sheet resistivity versus increasing anneal time or 
temperature a very simple model is proposed. Several 
authors have reported the existence of a higher 
resistivity silicide phase which forms prior to the 
disilicide [3:15-3:17]. This is probably the monosilicide 
[3:15.3:16]. Analysis of RBS and AES profiles from 
cosputtered films yields no information as to the 
existence or stoichiometry of any intermediate phases as 
the depth resolution is only just capable of resolving 
the as-deposited thin films of titanium and silicon as 
shown in figure 3.11. Thus our work suggests that if such 
a phase exists it must be thinner than the resolution of 
RBS, ie. 20 nm. Figure 3.21 [3:18] shows X-ray
diffraction intensities for T i , T i S i , TiSi2 and Si as a 
titanium film deposited on polysilicon is annealed. The 
region in which the monosilicide is observed is in 
reasonable agreement with the region in which there is a
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"ledge" in the plot of the resistance of annealed
cosputtered films versus anneal parameter. It is also of 
interest to note that the plot of resistivity versus 
anneal time included in the second diagram of figure does 
not include the "ledge".
Figure 3.22 shows schematically the basis of the 
model proposed here. This model shows that the formation 
of a thin film of titanium monosilicide prior to the 
growth of the final titanium disilicide film is indeed a 
possible explanation of the "ledge" observed in the 
resistivity versus anneal parameter plots. It will also 
demonstrate that such a "ledge" should not exist for
films of titanium deposited over silicon substrates and 
then annealed - as in figure 3.21.
Part A of figure 3.22 considers the simple case of 
a titanium film deposited on silicon and annealed.
Typically the monosilicide starts to form first as it has 
a formation temperature of only 500°C as compared with 
600°C for titanium disilicide [3:14], The disilicide is 
marginally preferred thermodynamically ("HrCTiSi^) =
-32 kJ/mol. * H f (TiSi) » -31 kJ/mol) and therefore it
ultimately displaces the monosilicide. Also as the 
difference in enthalpies of formation is so slight the 
formation of the disilicide is a nucleation dominated 
process. This can result in a delay before nucleation is 
achieved, followed by a rapid formation rate [3:19]. This 
rapid formation rate is evidence for and is enabled by 
the very high diffusivity of silicon in titanium 
disilicide. Part B of figure 3.22 considers the case of a
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multilayer film of titanium and silicon as deposited by 
cosputtering.
Considering the two parts of figure 3.22 it is 
interesting to estimate the thickness of monosilicide 
required to have some affect on the resistance of the 
total film. For example if the monosilicide thickness 
were of the order of a quarter of the total film 
thickness it would be reasonable to expect it to have 
some affect on the total film resistance. If the film 
were formed by inter-reaction of titanium with a silicon 
substrate then for a 100 nm thick film, 25 nm of 
monosilicide must have grown to influence the total 
resistivity. For a cosputtered film of ten titanium and 
silicon layers annealed to form the silicides, a total 
monosilicide thickness of 25 nm per 100 nm of total film 
thickness is still required. There would however be two 
monosilicide layers for each titanium layer and therefore 
for a total film thickness of 100 nm each monosilicide 
layer need only be 1.25 nm thick to influence the 
resistance of the total film. It is therefore evident 
that the formation of thin or interfacial films of 
monosilicide are far more likely to affect the resistance 
of cosputtered films than titanium films over silicon.
Figure 3.23 considers this in more detail. The top 
diagram shows a possible trend in the thickness of Ti,Si 
and TiSi2 during an anneal. Using the two structures 
shown and values for the "normalised resistivity" as 
listed, the resistance versus anneal parameter graph 
shown as the middle diagram can be calculated. The
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"ledge" and subsequent drop in resistivity are clear, and 
made more so by considering only the lower part of the 
graph, as shown.
This model is very approximate, but serves to 
demonstrate that a possible explanation of the "ledge" is 
the existence of a thin second phase. The model does not 
consider factors such as grain growth or reaction with 
the anneal ambient. The symmetry between anneal 
parameters is also merely a modelling convenience. At 
temperatures below 700°C the disilicide will be 
relatively slow to form, resulting in a long ledge. At 
high temperatures however the disilicide will form so 
rapidly that the monosilicide will have been displaced 
within the first rapid anneal, resulting in no ledge at 
all.
RBS analysis and subsequent simulation - as shown 
in figure 3.20 - show the annealed film to be
stoichiometric TiSi^ with a thin impurity layer at the 
surface. The AES profiles shown in figure 3.24 are of 
cosputtered films before and after an 800°C RIA anneal. 
The layered structure can be clearly seen in the profile 
taken before the anneal, but is totally absent from the 
second profile. This demonstrates the very rapid 
interdiffusion of titanium. It is this rapid 
interdiffusion which enables the use of rapid isothermal 
annealing for silicide formation. Also shown is a similar 
film after furnace annealing. Again dramatic oxidation 
has occurred.
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3.2.2.2 The annealing of thicker films of titanium and 
silicon and the effect of trapped oxygen
In order to gain further insight into the silicide 
formation, thicker films of titanium and silicon were 
deposited and subsequently annealed. Figures 3.25 and 
3.26 show RBS and AES analysis of the resulting films. 
The layered structure of the as-deposited film is very 
clearly seen even by RBS. After only a 700°C RIA anneal 
the film is completely homogeneous, and no further change 
is observed by AES or RBS after a RIA anneal to 1000°C. 
In each film however a significant oxygen contamination 
level can be observed. This oxygen level peaks in the 
titanium layer in the as-deposited film due to the 
titanium being a more efficient getter for oxygen than 
silicon. The oxygen is incorporated during the 
deposition, the freshly deposited film acting as an extra 
p u m p .
Also very noticeable is the surface oxidation of 
the silicide during the 1000°C anneal. This is caused by 
the oxygen from the graphite strip and vacuum chamber 
desorbing as everything gets hot.
The presence of oxygen in the film can have a very 
deleterious effect, as shown in figure 3.27 Here the 
oxygen level in the upper titanium layer has been piled 
up to such an extent that the overlying silicon layer has 
been unable to diffuse through the now oxygen rich layer 
into the titanium. This results in a film of 
significantly higher resistivity than would otherwise be
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the case.
3.3 Stress in Cosputtered Silicide Films
The object of this section is to determine an 
approximate value for the likely stress in a cosputtered 
silicide layer and to evaluate, where possible, the
options available for minimising this stress.
Thick layers of highly stressed material on a 
silicon device can result in the formation of
dislocations in the substrate or anomalous diffusion in
any nearby materials. If the dislocations grow to the
extent that they encroach upon the space charge region of 
any electrical junction then they will act as 
recombination centres and therefore significantly 
increase the leakage of charge across the junction. If an 
aluminium interconnect (for example) is stressed by the 
presence of a nearby highly stressed layer then the solid 
solubility of impurities such as silicon in the aluminium 
can increase by an order of magnitude. This can have a 
drastic impact on junction spiking at a l u m inium:silicon 
contacts. It is therefore of great importance to have a 
measure of the stress in all films considered for any 
silicon process applications.
Stress in silicide films can be caused by two 
different mechanisms. The first is the reduction in 
volume which occurs when one metal and two silicon atoms 
combine to form the silicide. The second is the different 
rates of expansion of the film and substrate as they are
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heated and cooled.
Figure 3.28 [3:18] shows the percentage decrease in 
volume as the silicide is formed from its constituent 
elements. A total volume change of approximately 25 %
occurs. This is equivalent to a 10 %  reduction in linear 
dimensions. The Young's modulus of silicon is 131 GPa. 
The stress caused by this contraction is therefore 
expected to be approximately 10 - 15 GPa or 1 -
1.5 1 0 11Dyne / cm2 .
Figure 3.29. [3:18] lists the thermal expansion
coefficients of various refractory metal silicides. 
Coefficients of 10 ppm / °C are typical, which combined 
with a formation temperature of 1000 °C would result in 
film stress of approximately 1 GPa or 1 1 0 x® Dyne / cm2 .
3.3.1 Experiment to determine stress
Titanium and silicon were cosputtered onto (100) 
silicon wafers which had been oxidised at 850 °C in a wet 
ambient for thirty minutes. In order to determine the 
importance of the film deposition on stress several 
values of deposition rate, chamber pressure, argon 
throughput and film thickness were evaluated. These films 
were then annealed using several values of anneal time 
and temperature.
Using a CANON laser interferometer, kindly made 
available for this project by B.T.R.L. (Martlesham), the 
displacement of the centre of the wafer with respect to 
the edge of the wafer (hereafter termed "wafer bow") was
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monitored in two directions before and after both 
deposition and anneal. By measuring the change in the 
wafer profile caused by the processing it is possible to 
calculate the change in film stress - see figure 3.30. 
The results from the experiment are detailed in figures 
3.31 and 3.41.
3.3.1.1 Film bow and resistance as a 
function of deposition time
Figure 3.31 shows the film bow after deposition as 
a function of the film thickness. Film thickness is 
however linearly dependent on deposition time and 
therefore units of deposition time have been used for the 
film thickness. The results are plotted on a log-log axis 
and the gradient of the line of best fit is one. Wafer 
bow is linearly related to film thickness, and therefore 
the film stress is independent of film thickness. The 
standard deposition time for all the other depositions 
was ten minutes resulting in a film thickness of 150 nm 
after a silicide formation anneal.
Figure 3.32 is a plot of as-deposited sheet 
resistivity as a function of deposition time. Again these 
are linearly related.
These films were all subsequently annealed at 800°C 
for two hours in dry nitrogen in order to form the 
disilicide. Unfortunately the film adhesion proved 
insufficient to maintain the very large wafer distortions 
that resulted from film contraction as the cosputtered
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elements react to form titanium disilicide and then 
contract further relative to the substrate as the wafer 
cools. For all films of thickness 500 nm or greater the 
cosputtered film delaminated during the anneal. For those 
films which did not delaminate the wafer bow was observed 
to increase by five times more than the wafer bow caused 
by film deposition.
3.3.1.2 Film bow and resistance as a
function of anneal temperature
Figure 3.33 shows the wafer bow as a function of 
the silicide formation anneal temperature. Anneal times 
of ten and fifty minutes are considered. The bow is 
observed to increase with increasing temperature at a 
rate of 3 microns per 100°C. This corresponds to 
approximately 0.2 Pa per 100oC f in reasonable agreement 
with the value predicted earlier in this chapter.
Figure 3.34 shows the resistivity as a function of 
the anneal temperature for the same samples. A dramatic 
decrease in the sheet resistivity occurs during anneals 
at in excess of 700°C. This corresponds with the 
formation of the low resistivity disilicide. One might 
expect the stress to increase dramatically at this 
temperature by approximately 10 - 15 Pa. That it does not 
is clear from figure 3.33. From this it can be deduced 
that the volume loss during silicide formation results in 
a 25 % decrease in the film thickness and no increased 
stress. The film stress can be entirely attributed to the
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mismatch in thermal expansion coefficients. This 
experiment is not accurate enough to distinguish between 
those regions in which "intermixed’’ and "reacted" 
titanium and silicon are cooling and thus causing the 
stress. If a more sensitive technique were used it should 
be possible to see a larger increase in stress with 
anneal temperature above 750°C than below it.
3.3.1.3 Film bow and resistance as a 
function of anneal time
The dependence of stress and resistivity on anneal 
time are depicted in figures 3.35 and 3.36. The 
dependence of resistivity is similar to that discussed 
earlier. The stress is independent of anneal time within 
the sensitivity of this technique.
3.3.1.4 Film bow and resistance as a 
function of film composition
Both stress and resistivity depend markedly on the 
film composition. Figure 3.37 shows the dependence of 
stress on composition. A significant peak in the stress 
can be observed for films of stoichiometry corresponding 
to titanium disilicide. By contrast figure 3.38 shows 
that the resistivity is a minimum near the disilicide 
composition. Deviation from stoichiometry has been 
reported to result in films of decreased stress [3:18] 
but unfortunately this can also result in a significant
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increase in the film's resistivity. Figure 3.39 shows 
resistivity and stress plotted together against film 
composition. By choosing a silicide composition which is 
slightly silicon rich a good compromise between low 
resistivity and stress can be achieved. It has been 
reported that titanium disilicide films formed by the 
interdiffusion of titanium and silicon are slightly 
silicon rich. The inclusion of this silicon could be 
driven by the system lowering its free energy by 
decreasing the film stress.
3.3.1.5 Film bow and resistance as a 
function of deposition rate
Figures 3.40 and 3.41 show the dependence of stress 
on the deposition rate (measured in terms of the DC 
target current) and the argon , sputter gas throughput 
(monitored and plotted in terms of the foreline 
p re s s u r e ) . In both cases a decrease in stress is observed 
as the relevant parameter is increased. This change is 
probably due to a reduction in the o x y g e n f nitrogen and 
carbon levels in the as-deposited film. These would 
result in the formation of precipitates of these elements 
and also in the formation of oxidesi nitrides and 
carbides during the anneal. It is interesting to note the 
different . affect of titanium and silicon as against 
oxygen, nitrogen and carbon impurities. In the former 
case the film stress is reduced as the "excess 
concentration" is increased whilst in the latter the film
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stress is increased as the impurity concentration 
increases. The reason for this is not k n o w n t but factors 
such as the ionicity of the bond (eg. metallic/ionic for 
T i - S i , covalent for Si-0 ) and the ability to prevent the 
relief of stress by grain boundary movement (eg. as in 
the addition of copper to aluminium or hydrogen to
polysilicon ) could readily be responsible. No
significant change in the resistivity was observed.
3.3.1.6 Summary of results from experiment 
to determine film stress
In summaryi film stress and therefore bow is 
principally dependent on the film composition and anneal 
temperature. In order to minimise this stress it is 
advisable to use slightly silicon rich films and to 
minimise the level of impurities such as oxygen. The 
increase in stress with temperature suggests a lower 
temperature silicide formation anneal might be d e s i r a b l e , 
but in reality the stress will be determined by the 
maximum temperature to which the wafer is subjected after 
film deposition. It is likely that process steps which 
follow the gate level metallisation* such as oxidation* 
drive-in* activation and reflow anneals* will be carried 
out at higher temperatures than are required for complete 
silicidation.
Finally it should be noted that the error bars 
associated with this technique are very large. The errors 
are principally due to the wafers not "bending" uniformly
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in all directions. Figure 3.42 shows the ideal behaviour 
with a slightly bowed wafer at the start resulting in a 
significantly bowed wafer after processing. All fringes 
have circular symmetry.
Figure 3.43 shows the "general case"» ie. a 
distorted wafer at the start and a non circularly 
symmetric final profile. The original distortion is 
caused during manufacture and is exacerbated by 
non-uniformities in processing. Wafers are purchased to a 
specification which allows a reasonable margin for both 
bow and f l a t n e s s » but in addition stress caused by 
processes in wafer manufacture such as s a w i n g , edge 
rounding and polishing can be relieved during the initial 
oxidation, resulting in further distortion.
Despite these severe limitations in the accuracy of 
this technique the broad conclusions reached should be 
valid and the values determined should serve as a 
reasonable guideline. Further work in this area would be 
both rewarding and useful.
3.3.2 Improvements to the stress measuring technique
In order to reduce the errors associated with the 
determination of film stress an improved measuring 
technique was sought. Discussion with engineers 
responsible for using the laser interferometer led to the 
idea that significant improvements could be made by 
paying more attention to the choice of original substrate 
material. They suggested measuring wafer bow before any
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depositions, then growing a known oxide thickness on the 
wafer and subsequently etching the oxide off the back of 
the wafer. The presence of an oxide film on one surface 
of the wafer would result in a calculable wafer bow,
given the accepted elastic constants for silicon. A small
set of wafers with bow caused by the oxide conforming 
with that predicted would be selected at this point.
Titanium and silicon would be deposited on the 
selected wafers and the profiles re-measured. The wafers 
would be annealed and the profile measured again. From
these profiles the film stress could be determined as 
before, but with a greater degree of confidence in the 
quality of the substrate. The silicide film would then be 
removed chemically and the same wafers used to repeat the 
same procedure for further deposition and anneal
parameters. This gives the advantage of confidence in the 
substrate being the same for all experiments and has been 
used to good effect by other groups [3:20] .
Unfortunately the laser interferometer is not 
freely available enough to enable the use of this 
improved technique within this project.
Even more significant improvements are possible 
however, and a more sensitive technique has been 
developed within this project. This is detailed in the 
following paragraphs.
Apart from problems with the initial substrate the 
most severe problem in determining the change in bow of a 
wafer lies in the possibility of non circularly symmetric 
deformation occurring. To avoid this it was decided to
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work with strips of silicon rather than with whole 
wafers. The technique was to be as follows.
Strips of silicon 4 mm wide by 75 mm long are 
scribed or cut using a rotary dicing saw. Two strips 
could be cut from each wafer. These strips were cleaned 
and then oxidised or nitrided in order to passivate the 
substrate from reaction with the film under test. The 
profile of the strip was then recorded. A film of known 
stress was deposited onto one surface of the strip to
serve as a calibration. The profile was measured and 
checked against that predicted.
If a calibrating film which is stable against
interaction with the film under test is used then this
new structure can be used as a s u b stratef otherwise the
calibrating film must be removed and the profile
determined again.
The film under test was then deposited and annealed 
and the profile recorded for the last time. As the strip 
only deforms significantly in one direction it is 
expected that the profiles obtained will be simple to
a n a l y s e .
The profiles for this technique could readily be 
monitored using the laser interferometer♦ but in the
course of considering these improvements an optical
interferometer became available at STL. The practical
aspects of the technique were geared about this piece of 
equipment.
The technique was tested on a PECVD silicon nitride 
deposition. A 500 nm thick film was deposited and the
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change in the profile due to this was determined at 
eleven points along the strip. Figure 3.44 shows this 
change plotted as a function of the distance from the 
centre of the wafer, with the centre point being set as 
the point at which no change occurs. This latter was 
chosen purely as a computational convenience.
Also shown on figure 3.44 is a line corresponding 
to an arc of a circle of radius 13 metres. An excellent 
fit with the experimental data is achieved. The entire 
experiment was repeated on five other strips and the 
analysis of these is presented in figure 3.45. A film 
stress of 0.33<^Pa is observed with an error margin of 
only approximately 0.01(JPa. This error margin is a factor 
of one hundred times better than that achieved in the 
previous experiment and is more than sufficient for 
monitoring stress in silicide films.
3.3.3 Minimising stress in silicide gate processes
The work mentioned earlier had shown the likely 
film stress to be of the order of l-2QPa which is high by 
VLSI standards. Silicon nitride with a stress of 0.2 - 
0.5^Pa is generally considered to be as highly stressed a 
film as is acceptable in VLSI processing.
To overcome this problem it seemed wise to shift 
the emphasis of this project from cosputtered gate to the 
polycide gate type structures in which the deleterious 
effects of high stress can be minimised by decreasing the 
silicide thickness. The increase in sheet resistivity
92
whilst in no case desirable is certainly acceptable! 
particularly in the case of titanium disilicide with its 
particularly low sheet resistivity.
To form the polycide structures it is possible 
either to deposit titanium and silicon onto an underlying 
polysilicon film or simply to deposit titanium and rely 
on the anneal previously used to reduce the resistivity 
of the cosputtered film to enable interdiffusion and 
reaction of the titanium and polysilicon films. This 
latter technique has several advantages! including the 
relative ease of deposition of titanium as compared with 
the codeposition of titanium and siliconi the improved
purity and conductivity of the resulting silicide film 
and also the possibility of using one of the various
self-aligned silicide processes.
As the film stress has been shown to be largely 
independent of parameters other than film composition - 
which is not a variable in the polycide type processes - 
and to a lesser extent impurities. and as the polycide
processes are inherently less affected by stressi there 
was no need to continue with the study of film stress
once the decision to stop work on cosputtered films had 
been taken. For this reason the improved techniques for 
determining film stress were unfortunately never used in 
this study. The bulk of this thesis considers only 
silicides formed by the interdiffusion of titanium and 
silicon.
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Conclusion
This chapter has shown that cosputtered films of 
titanium and silicon can be annealed in either a furnace 
or a rapid isothermal anneal system. In particular a 
means of overcoming the high reactivity of titanium with 
the anneal ambient was found and the dependence of film 
resistivity and wafer bow on deposition and anneal 
parameters was determined where possible. The 
resistivities of the films resulting from both types of 
anneal were found to be very similar. Furnace anneals 
offer the advantage of using the most well tried 
equipment and also of batch processing. A high 
throughputf cheap and reliable system results. By 
c o n t r a s t » rapid isothermal annealing is a relatively new 
technology and also rather more complex. All available 
systems anneal only one wafer at a time. This inevitably 
reduces throughput considerably compared with a batch 
processi but also results in a need for individual wafer 
loading with a commensurate increase in either equipment 
cost or running costs. Wherever possible therefore it is 
advisable to use a furnace. Advanced processes, with very 
thin oxide layers and very shallow junctions, may well 
require the use of rapid isothermal processing and for 
these processes it is of great benefit to have shown that 
such anneals are compatible with silicide formation.
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SILICON DEPOSITION RATE
Substrates : 6 3" Silicon wafers
3 as controls 
3 for depositions
Deposition conditions :
CVC 601 magnetron sputtering system 
2 kW » 13.56 MHz , RF , 60 minutes 
1 Pa Argon » 8 ” target 
rotating substrate table
R e s u l t s :
WAFER INITIAL FINAL WEIGHT
NO. WEIGHT WEIGHT INCREASE
grammes grammes mg
1 4.1211 silicon 4.1288 7.7
2 4.0617 deposited 4.0690 7.3
3 4.1278 4.1354 7.6
4 4.0815 controls 4.0816 0.1
5 4.0807 4.0805 -0.2
6 4.0830 4.0826 -0.4
MEAN S t d . Dev.
Weight increase (deposited) 7.533 mg .208 mg
Weight increase of controls -0.166 mg .252 mg
Silicon deposited 7.7 mg .5 mg
7.7mg Silicon is equivalent to 2.75 10~*g mole
DEPOSITION RATE = 2 . 3  10“* g mole / kW min +/- 5%
The thickness of the film was determined by etching a step 
and measuring the height using a Talystep film thickness 
monitor
Film thickness = 800 nm +/- 5%
DEPOSITION RATE = 6.7 NM / kW min +/-• 5%
Density = 2100 kg / m3 +/- 10% 
(Theoretical density = 2300 kg / m 3)
Figure 3.5A Silicon Deposition Rate Results
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TITANIUM DEPOSITION RATE
Substrates : 6 3" Silicon wafers
3 as controls 
3 for depositions
Deposition conditions :
CVC 601 magnetron sputtering system 
320 V » 7.4 A . DC » 60 minutes 
1 Pa Argon , 8" target 
rotating substrate table
R e s u l t s :
WAFER INITIAL FINAL WEIGHT
NO . WEIGHT WEIGHT INCREASE
qrammes qrammes mq
1 4.0816 controls 4.0810 - O ' 6
2 4 . 0805 4.0805 0.0
3 4.0826 4.0822 -0.4
4 4.0831 titanium 4.1155 32.4
5 4.0769 deposited 4.1096 32.7
6 4.0654 4.0982 32 . 8
MEAN S t d . Dev.
Weight increase (deposited) 32.633 mg .208 mg
Weight increase of controls -0.333 mg .305 mg
Titanium deposited 33.0 mg .5 mg
33.0mg Titanium is equivalent to 6.88 10"^g mole
DEPOSITION RATE = 4 . 8  10“A g mole / kW min +/- 2 %
The thickness of the film was determined by etching a step 
and measuring the height using a Talystep film thickness 
monitor
Film thickness = 2050 nm +/- 5%
DEPOSITION RATE = 14.4 NM / kW min + /- 5%
Density = 3 50 0 kg / m 3 +/- 7% 
(Theoretical density = 4540 kg / m 3)
Figure 3.5B Titanium Deposition Rate Results
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Fig.3.11 AES profile of as-deposited Ti + 2Si film
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Fig.3.12 Schematic of an "eleph&nts trunk" inert gas purge system
108
100i
80-
60-
At.%
40-
20-
0 105 1 5
As 
d epo sited
Sputter time (min)
1 OOn
80
60-
At.%
40 -
20-
c0 10 1
Sputter time (min)
Ti a t s u rfac e Si at su rface
A nnealed
Sputter time (min)Sputter time (min)
Fig.3.13 AES profiles near the surface of codeposited 
Ti + 2Si films before and after annealing
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Fig.3.16 Schematic of the graphite strip anneal system
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Fig.3.17 Temperature versus time profiles 
of typical RTP anneals
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Fig.3.18 Sheet resistance as a function of anneal temperature
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Fig.3.19 Variation of sheet resistance for multiple pulses
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Fig.3.21 Diffraction intensities during an anneal
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Fig.3.22 Schematic of siiicide growth
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Fig.3.24 AES profiles of as-deposited and annealed films
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Fig.3.25 RBS profiles of as-deposited and annealed Ti*Si layers
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Fig.3.27 The effect of oxygen on the anneal 
of Ti*SI layers - single 800°C pulse
120
METAL
MOLECULAR VOLUME V U L U K t
CHANGE
%METAL SILICON 2xSi + M DISILICIDE
Titanium 17.5 20 57 . 5 44 . 6 22.4
Tantalum 18.1 20 58.1 44.6 - 43.1 23.2 - 25.8
Molybdenum 15 . 6 20 55 . 6 42.8 - 40.1 23.0 - 27.9
Tungsten 15.8 20 55.8 43.2 - 43.0 22.6 - 22.9
Volumes are in units of 10"3^ m^
Figure 3.28 Percentage volume change on forming the
disilicide from its elemental constituents
Disilicide Thermal expansion 
coeff icient 
ppm / °c
Ti tanium 
Tantalum 
Molybdenum 
Tungsten
12.5 
8.8 - 10.7
8.25
6.25 - 7.9
NOTE: Coefficients for elements
Silicon 3
Titanium 8.5
Figure 3.29 Linear thermal expansion coefficients 
of typical disilicides
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Stress = (d.E.B--) / (r-:. 3 . (1-v) . A)
A
B
Film
Substrate
E = Young's modulus of the substrate 
= 13.1 l O 19 Dyne cm :7: for silicon
v = Poisson's ratio of the substrate 
= 0.33 for silicon
Therefore stress = 9.4 10"3* (d/A) 1 0 lp' Dyne cm"7"
For this study d = 150 nm
therefore stress = 0.063 d 1 0 1® Dyne cm '•“=?
The deflection - d - increases linearly with stress and 
therefore the change in deflection enables the stress to 
be calculated.
A deflection of 16 microns results from a 
stress of 1 0 1® Dyne cm""""
Figure 3.30 Calculation of film stress from the 
change in wafer bow
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Figure 3.36 Sheet resistivity as a function of anneal time
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CHAPTER FOUR
THE DEPOSITION AND ANNEALING OF
TITANIUM FILMS OVER SILICON
Introduction
The advantages of the polycide and particularly the 
self-aligned polycide approach to the implementation of 
refractory metal silicides into M.O.S. processes have 
already been outlined in chapter one section four. This 
chapter considers the deposition and annealing of 
titanium films over silicon which is fundamental to any 
self-aligned polycide process.
The first section considers the deposition of the 
titanium film. Each deposition technique incorporates 
different impurities and the affect of these on the 
resulting silicide could be important. Work carried out 
within this study however demonstrates that the 
impurities in the metal film are not incorporated in the 
metal film but removed by the selective etch. Any 
deposition technique compatible with VLSI MOS processing 
can therefore be used.
The second s e c t i o n , covering the annealing of 
titanium films deposited on silicon, is not so simple.
131
Results from the annealing of titanium films on silicon 
substrates in several different anneal systems are 
presented. The first to be considered are the 
conventional diffusion furnace and the low vacuum furnace 
constituent of an LPCVD system. Titanium is such a 
powerful oxidising agent however that even the low levels 
of oxygen found in vacuum anneal systems proved to be 
sufficient to oxidise the majority of the film. Following 
the successful use of rapid isothermal annealing (RIA) to 
anneal cosputtered f i l m s , titanium films were next 
annealed in the graphite strip heater. Unfortunately 
oxygen desorbing from the graphite strip was sufficient 
to oxidise the thin titanium film.
To minimise the possibility of desorbed oxygen 
reacting with the titanium a cold wall optical RTP system 
was used. This was not capable of annealing under vacuum* 
but it was demonstrated that even a nitrogen ambient was 
acceptable for the short high temperature anneals used. 
Further, work carried out for this thesis was the first 
to demonstrate that nitrogen is not only an acceptable 
anneal ambient but also highly desirable, particularly 
for the self-aligned processes. This section and the 
following sections therefore go on to characterise and 
model the formation of titanium disilicide in this cold 
wall optical RTP system. Issues such as the dependence of 
silicide formation on the substrate, anneal ambient and 
titanium thickness are covered, as is the redistribution 
of impurities present in the titanium film after 
deposition and also those incorporated during the anneal
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from the anneal ambient.
Other groups have also been active in this field. 
RBS analysis of titanium evaporated onto silicon was 
reported in 1979 [4:1. 4:2]» whilst research specifically 
aimed at MOS gate applications was reported in 1980 [4:3. 
4:4]. One of the first papers to consider the use of 
rapid annealing to form the silicide was published in 
1981 [4:5], but the resulting films were too rough to be
considered for VLSI applications. Work published in 1982 
- in informal collaboration with this study - 
demonstrated the possibility of forming the disilicide by 
annealing titanium films on silicon using scanned 
electron beams in a UHV system [4:6]. This system was 
capable of heating the wafer to in excess of 600°C in 
only two seconds.
A most important development was reported in 1982 
when the SALICIDE process was announced [4:7]. 
Development of and from this process was the driving 
force behind much of the work which has subsequently 
been carried out by industry [4:8 - 4:16].
4.1 The deposition of titanium films
Deposition of titanium can be carried out using any 
of the deposition techniques discussed earlier, namely 
evaporation, sputtering and CVD. The choice of one of 
these deposition techniques rather than another would 
normally be based on factors such as the different levels 
of various impurities in the deposited metals or on the
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amount and energy of ion bombardment during the 
deposition. In the case of metal deposition for a 
polycide based process the level of ion bombardment is 
not important as the sensitive gate oxide is always 
protected by the polysilicon layer. The impurity levels 
are also not too great a concern as during silicide 
formation the impurities are swept to the surface of the 
titanium and can be removed in an etch which removes 
non-silicided titanium but does not react with titanium 
d i s i licide.
Figures 4.1-3 show AES profiles of titanium films 
deposited by:
i) an e-beam evaporator fitted with a
planetary substrate holder (figure 4.1)
ii) an e-beam evaporator with a 
stationary substrate (figure 4.2)
iii) a magnetron sputter system (figure 4.3).
Figure 4.4 shows AES profiles of a titanium film
deposited in the first of the above systems after a 
subsequent anneal and finally after the etch used to 
remove the impurity layer. This demonstrates that the 
impurities present in the initial film are not retained 
in the formed silicide.
For these reasons any means of depositing titanium 
which is considered compatible with VLSI processing can 
be used in polycide process applications. The fully 
annealed silicide films will be of similar quality 
although some variation in film thickness may occur as a 
result of different impurity levels.
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4.2 The annealing of titanium films deposited onto 
s i l i c o n .
After depositing titanium onto the silicon 
substrate it is necessary to anneal it in order to enable 
the titanium and silicon to interdiffuse and then react 
to form the low resistivity silicide.
In this section results from the annealing of 
titanium films on silicon substrates are reported for 
several anneal systems. The first anneal system 
considered is the conventional diffusion furnace, going 
on to include the low vacuum furnace component of an 
L.P.C.V.D. system. Following the success in annealing 
cosputtered films in the S.T.L. graphite strip heater, 
this became the next choice. The system which proved most 
capable of reducing oxygen contamination of the resulting 
film to an acceptable level however was the last option 
considered, namely the cold walled halogen lamp anneal 
system.
There then follow several results from films 
annealed in this system, including the dependence of film 
composition and resistance on the anneal intensity, time, 
ramp-rate and ambient, and also on the crystallinity of 
the substrate and the thickness of the titanium film. 
Throughout this section the roles of impurities - 
particularly oxygen and nitrogen - are highlighted and 
finally explained.
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4.2.1 The annealing of films in a conventional 
diffusion furnace
Initial attempts to form the silicide by
interdiffusion and reaction were carried out in the 
conventional furnace tubes which had previously been used 
successfully for annealing cosputtered films. An AES 
profile of a titanium film evaporated onto (100) silicon 
and then annealed for thirty minutes at 1000°C is shown 
in figure 4.5. Some interdiffusion has certainly 
occurredi although most of this could well be due to 
grain growth and grain boundary diffusion. The most
important observation to be made from this profile is the 
oxidation of the film. This oxide is very difficult to 
remove and is not a conductor. It fulfils no role in this 
application and therefore is not desirable. Changing the 
anneal time or temperature seemed to make very little 
difference to the resulting film structure.
The first attempt to overcome this problem of
oxidation during the anneal involved changing the anneal 
ambient from nitrogen to high purity argon. The argon was 
purified by passing it through a titanium sponge 
maintained at 700°C. The experiment was attempted at both 
540°C and 900°C. The resulting AES analysis is shown in 
figure 4.6. Unfortunately there was no significant 
improvement. From this it can be deduced that the
principal source of oxygen is not the gas supply but 
either backstreaming up the tube or "trapped" oxygen near 
the wafers. Also included in figure 4.6 are AES depth
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profiles from films annealed "face to face" in the same 
experiment. Clearly this approach can result in the 
formation of an acceptable silicide layer - at least in 
the centre of the wafer - but it is not an acceptable 
technique for production requirements, and if the wafers 
are placed close enough together to enable adequate 
silicide formation over the majority of the wafer then 
the partial vacuum resulting from the reaction of 
titanium with the gas between the wafers results in them 
becoming inseparable. In order to minimise interaction 
between the titanium and any oxygen present a reducing 
ambient was tried. This consisted of 15 %  hydrogen in 
nitrogen. Figure 4.7 shows the AES profile of the 
resulting film. again dominated by titanium dioxide. 
Titanium dioxide has a significantly more negative 
enthalpy of formation than water vapour and therefore the 
titanium film can still be oxidised in what is normally 
considered a reducing ambient if it contains any water 
v a p o u r .
Finally, titanium films were placed in a cold LPCVD 
furnace. The system was evacuated using a rotary pump and 
then a small flow of nitrogen purge gas was admitted. The 
furnace was then heated to 800°C for the formation 
anneal. After 30 minutes the furnace was cooled and then 
let up to atmospheric pressure. Again the titanium oxide 
dominated in the resulting film.
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4.2.2 The annealing of films in a 
graphite strip R.I.A. system
At this stage it was appreciated that annealing 
these films in conventional systems was either impossible 
or would involve considerably more precautions than are 
normally taken. It therefore seemed sensible to 
investigate the use of new technologies» ie. rapid 
isothermal annealing (R.I.A.). As the STL graphite strip 
heater had already proved so effective at annealing the 
cosputtered films it seemed an obvious first candidate. 
Unfortunately the graphite strip is always exposed to the 
room atmosphere whilst the samples are changed. 
Evacuation to even 2 10““* Pa does little to remove the
oxygen from within the graphite and surrounding
materials. Therefore as the graphite strip heats up 
during the anneal absorbed oxygen is released andi a g a i n » 
the surface of the titanium is oxidised.
4.2.3 The annealing of films in a 
halogen lamp R.I.A. system
At this point STL purchased an A.G. Associates 
Heatpulse 210-M. This is shown schematically in figure 
4.8. The Heatpulse is a R.I.A. system which relies for 
its source of energy on incoherent radiation from halogen 
lamps. The entire chamber and tray are made from high
quality q u a r t z f selected for its minimal absorption of 
the light produced by the halogen lamps. The only
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significant absorber in the anneal chamber is the silicon 
wafer itself. The chamber is continually purged with 
either nitrogen or high purity argon. The exhaust is 
ducted through several metres of 1/4" tubing into a 
pumped exhaust system.
This Heatpulse does not desorb gas during the 
anneal as the quartzware does not get hot. Also the 
several metres of tubing and the "0" ring sealed door 
minimise very effectively the possibility of oxygen 
backstreaming. Figure 4.9 shows an AES profile of a 
titanium film deposited onto a silicon substrate and 
subsequently annealed in the Heatpulse in a nitrogen 
ambient. The resulting structure is that of titanium 
nitride over titanium disilicide. Titanium nitride poses 
none of the problems of titanium oxide as it can readily 
be removed, or alternatively retained as a low resistance 
diffusion barrier between the silicide and any overlying 
f i l m s .
The temperature time profile of a typical Heatpulse 
anneal, and the variables used to define this are 
depicted in figure 4.10. Figure 4.11 shows the 
calibration curve distributed by A.G. Associates 
correlating peak intensity with the resulting anneal 
temperature. As UK mains electricity supply is 
significantly different from that in the USA ( 240V, 50Hz 
as opposed to 110V, 60Hz) it proved necessary to generate 
our own calibration curve which is also shown in this 
figure. By varying principally the anneal time and 
intensity it is possible to control the amount of
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titanium which reacts to form the disilicide. Figure 4.12 
shows RBS analysis of films annealed at the same peak 
intensity but for different times, and also RBS analysis 
of those same films after removal of the unreacted 
titanium in the selective etch. As can be seen the extent 
of the interaction increases with time until almost all 
of the titanium is reacted. At this point no further 
reaction occurs. Figure 4.13 shows AES profiles of 
similarly reacted films. Again the growth of the silicide 
layer can be seen, as can the formation and subsequent 
compression of an impurity layer above it. This impurity 
layer will be considered in more detail later in this 
t h e s i s .
As might be expected the resistivity of the film 
changes significantly during the formation anneal. Figure 
4.14 shows the resistivity of a 100 nm titanium film 
deposited by e-beam evaporation onto single crystal 
silicon as a function of subsequent anneal time for 
various peak intensities. The ramp rate used was 3 %/s as 
it was feared that ramp rates higher than this could 
result in significant levels of slip in processed wafers. 
For intensities in excess of 25% the silicide is formed 
during the initial ramp up to temperature. For the 
intensities depicted in figure 4.14 the silicide 
formation is not complete after the initial ramp up to 
temperature and further time at temperature is therefore 
required. In the case of intensities below about 15% the 
temperature after ramp up is not sufficient to form the 
silicide. Figure 4.15 shows the temperature v time plot
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of a 3 12 30 3 anneal. As can be seen the temperature 
rises continually during the anneal and it is this 
subsequent temperature increase which enables silicide 
formation.
In an attempt to study the movement of impurity 
layers within titanium during the silicide formation 
anneal an experiment was planned in which a very thin 
layer of impurities was to be deliberately introduced 
into the titanium film. This was to be achieved simply by 
depositing half the required titanium thickness and then 
exposing the freshly deposited titanium film to room 
atmosphere prior to depositing a further half thickness 
of titanium. In order to deposit very pure titanium it 
was conventional at STL to maintain the substrates at an 
elevated temperature of 200 ° C . This resulted in the 
steep impurity distribution redistributing. The 
significant surface impurity layer is also seen as 
expected. Figure 4.16 shows an RBS spectrum and AES 
profile of the as-deposited film.
The f i l m s » complete with impurity layer, were then 
annealed in the Heatpulse. Figure 4.17 shows an RBS 
spectrum and AES profiles (with and without inclusion of 
the nitrogen signal) of an annealed film. The formation 
of stoichiometric titanium disilicide can readily be 
deduced from the RBS spectrum, as can the presence of a 
surface layer depleted in silicon and enriched in 
titanium. Two peaks corresponding to light impurities are 
present which seem likely to be surface peaks of oxygen 
and nitrogen in the titanium rich surface layer. The AES
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profile confirms the presence of surface impurity levels 
of oxygen and nitrogen in the titanium. The very low 
level of impurities in the resulting silicide is also 
evident, despite the deliberately introduced impurity 
peak in the bulk of the titanium. This is a very 
effective demonstration of the "self cleaning" property 
of silicide formation by annealing metal films over 
silicon.
The above films were deposited over both single 
crystal and polycrystalline silicon. Ey annealing the 
resulting structures at a range of times and intensities 
in the Heatpulse anneal system it was possible to 
determine anneal parameters which enabled silicide 
formation from even highly impure initial metal.
Figure 4.18 shows RBS spectra taken from films 
annealed under the same time and ramp conditions but 
differing peak anneal intensities. The substrates are 
single crystal silicon. Figure 4.19 shows the counts 
corresponding to the titanium distribution after the 
various anneals. Also shown is variation of film 
resistance as a function of anneal intensity. Even after 
the 3 10 10 3 anneal there is a considerable amount of
interaction between the titanium and silicon. This is 
evident both from the RBS spectra and also from the 
decrease in the sheet resistance to less than 5 
ohms/square. For anneals at intensities over the wide 
range from 20 % to 70 % the spectra and also the sheet 
resistance show very little change. This shows that after 
the 3 20 10 3 anneal the formation of titanium disilicide
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has progressed as far as it can. The resulting structure 
is very stable, there being no indication of diffusion of 
either element across the interface between the silicide 
and silicon. The spectrum after the 3 90 10 3 anneal is 
very significantly different. The "ledges" in the silicon 
and titanium signals corresponding to titanium disilicide 
have completely disappeared. The difference is also 
reflected in the increased sheet resistance, 
approximately double the lowest value achieved. An 
initial interpretation of the RBS results would suggest 
that the disilicide has in fact separated out into its 
constituent elements with the silicon now even more 
depleted at the surface and the surface level titanium 
enriched beyond that required for titanium disilicide. 
This is not the entire story however as there is also a 
change in the contribution to the spectrum from the 
nitrogen. RBS is relatively insensitive to lighter 
elements and therefore any noticeable change in the 
profile which can be attributed to nitrogen in the 
presence of silicon must involve a very significant 
change in nitrogen levels. In this case the signal is 
large enough to suggest the possible formation of a 
nitride. Figure 4.20 shows an AES profile of the sample 
annealed at high intensity. The surface of the silicide 
has reacted with the nitrogen anneal ambient, resulting 
in the silicide being nitrided and therefore forming 
titanium nitride. The displaced silicon is snowploughed 
out of the silicide by the growth of the nitride and ends 
up included in the underlying silicon layer.
143
Figures 4.21 and 4.22 are similar to figures 4.18 
and 4.19 except that the substrate is polysilicon and not 
single crystal silicon. The general trends are the same 
although the same cannot be said of individual results. 
The 3 10 10 3 anneal is not sufficient to enable
silicidation to commence. The region in which "complete" 
silicidation occurs is between the 3 20 10 3 and 3 50 10
3 anneals. The interface between silicide and silicon is 
generally less abrupt due to the initial roughness of the 
polysilicon film. The silicide is again nitrided at high 
intensities* but in this case 3 70 10 3 is sufficient to 
have resulted in the bulk of the silicide being 
converted. The sharpening of the titanium peak from the 3 
70 10 3 to the 3 90 10 3 anneal is indicative of more
complete nitridation.
Figure 4.23 shows the silicide thickness as a 
function of anneal peak intensity for titanium films over 
both substrates. The silicide thickness has been 
estimated from the approximate width of the plateau in 
the titanium signal. The approximate thickness is a 
maximum for peak intensities between 20 %  and 40 %  for 
single crystal silicon* and for peak intensities near 
40 %  for polysilicon. Below these powers insufficient 
diffusion and reaction occurs whilst above these the 
silicide film is unstable in the anneal ambient of 
nitrogen.
The dependence of silicide formation on the ramp 
rate was also investigated and as expected it was found 
that decreasing the ramp rate was equivalent to an
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increase in either of the other anneal parameters. A ramp 
rate of 3%/s was chosen for the bulk of this study in 
order to avoid any problems with slip caused by rapid and 
possibly non uniform changes in temperature.
As a result of the preceding analysis one can 
conclude that a ten second anneal at a peak intensity of 
40 % and ramp rate of 3%/s is sufficient to enable the 
formation of a titanium disilicide film from the 
interaction of even impure titanium with either single 
crystal or polycrystalline silicon. This anneal 
corresponds approximately to a 920°C anneal for 20 
s e c o n d s .
4.2.4 The annealing of films in a halogen lamp anneal 
system complete with temperature control
At this juncture a temperature control system 
became available for the Heatpulse 210-M. This upgraded 
it to be equivalent to a Heatpulse 210-T enabling the 
monitoring of temperature and also the control of that 
temperature by means of a negative feedback loop. The 
position of the chromel-alumel thermocouple assembly is 
shown in figure 4.24. It was also possible to obtain 
chromel-alumel thermocouples bonded to 4" silicon wafers. 
By using one of these latter thermocouple mounts the 
temperature at the substrate position was monitored 
during an anneal using intensity control. The temperature 
versus time plot of six consecutive and identical anneals 
are shown in figure 4.25. The system was allowed to cool
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for two minutes between anneals. It is evident from this 
figure that very significant differences in the 
temperature profile occurred for what were taken to be 
identical anneals. The peak temperature is observed to 
increase by almost 200°C from the first to last anneal. 
This change is no doubt due to the quartz chamber 
gradually heating up from run to run. Although the quartz 
used absorbed little of the radiation from the halogen 
lamps* it could absorb enough energy from the heated 
wafer to increase its temperature by several hundred 
degrees. Ey use of the temperature feedback control 
system, profiles as shown in figure 4.26 were routinely 
obtainable.
Figures 4.27 and 4.28 show the sheet resistance of 
100 nm of titanium deposited over silicon and annealed 
for various times and temperatures in the Heatpulse. The 
similarity between these and figure 4.14 is expected. The 
differences are principally due to the fact that during a 
long intensity control anneal the temperature continues 
to rise whilst in a temperature control anneal the 
temperature remains constant. The ramp rates are also 
markedly different. These points are highlighted in 
figure 4.29.
4.3 The substrate dependence of silicide formation
For self-aligned processes such as the SALICIDE 
process the silicide needs to be formed on both 
single-crystal and polycrystalline silicon. It is
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therefore necessary to ensure that both of these are 
feasible with the same anneal. The purpose of this 
section is therefore to test for compatibility and to 
highlight any differences in the annealing of titanium 
films deposited over these two substrates.
This work was carried out before the Heatpulse was 
modified for operation with temperature control and 
therefore all the experiments were carried out using 
intensity control. The comparison of silicide formation 
on the two substrates remains valid however.
Figure 4.30 shows RBS spectra taken from samples of 
titanium deposited over single crystal silicon and 
annealed at the same peak intensity of 70 %  but differing 
times in the HEATPULSE anneal system. Also shown is the 
dependence of sheet resistivity on the anneal time at 
this power. At this power even the zero second - ie. 
triangular pulse - anneal is sufficient to form the low 
resistivity disilicide. A further 5 - 1 0  seconds at peak 
anneal intensity makes no significant difference to the 
profile shape or film resistivity. After 20 seconds at 
the peak anneal intensity there is a slight increase in 
the sheet resistivity and also a slight increase in the 
titanium concentration in the upper portion of the film. 
These increases are likely to be caused by the formation 
of an impurity layer at the surface of the silicide as 
noted earlier. Figure 4.31 shows equivalent results from 
titanium deposited over polysilicon. The principal 
difference is the change in slope of the "lower edge" of 
the titanium profile as the anneal time is increased.
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This is evidence either of further interdiffusion or of 
interface roughness. As this change in slope is not 
observed for the films deposited over single crystal
silicon it is most likely that the change is due to
interface roughness. This could be caused by the original 
polycrystalline substrate not providing a uniform source 
of silicon for silicidation. and also by grain growth in 
both polysilicon and silicide films. This latter
possibility is outlined in figure 4.32.
Figure 4.33 shows the change in thickness of the 
disilicide film and also of the total titanium compound 
as the anneal time is increased for both substrates. It 
is evident that there is no benefit to be gained by an 
increase in anneal time over and above that required to 
form the disilicide. The most significant difference 
between the effect of anneal time and peak intensity on 
the film resistance is that for zero intensity there is 
no silicide formed whilst at zero time a significant
silicide can be formed as the intensity is ramped up to 
the peak value. This difference is due to the fact that a 
zero intensity anneal is by definition no anneal at all. 
whilst the zero time anneal may well involve an actual 
anneal time of up to one minute and therefore a 
significant anneal.
To demonstrate the effect of the substrate material 
RBS spectra of similarly annealed samples with differing 
substrates have been superimposed in figures 4.34 to 
4.36. Figure 4.34 shows the titanium RBS signal for the 
two substrates at two different anneal intensities. The
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extent of interaction at the lower power is larger for 
the film over a single crystal substratei indicating that 
a larger barrier to silicide formation is presented by 
the polysilicon film. This is probably due to a slightly 
thicker native oxide forming on polysilicon than on
single crystal silicon. At higher anneal intensities the
film deposited over single crystal silicon diffuses and 
reacts in the same way as before. For films deposited 
over polysilicon there is a very considerable increase in 
interaction resulting in a more gradual transition from 
titanium rich surface layer to substrate. The titanium 
level near the surface again exceeds that attributable to 
the disilicide and therefore the presence of a nitride or 
oxide must be suspected.
Figure 4.35 shows the effect of anneal time on the 
titanium profiles for the two structures. For a very 
short anneal - and rapid ramp rate - the resulting
profiles are very similar» each showing the formation of 
a significant disilicide film. The effect of the
substrate type becomes very noticeable however as the 
anneal time is increased and the titanium peak from the 
silicide over polysilicon is observed to spread far more 
than the corresponding peak from the silicide over single 
crystal silicon.
Figure 4.36 shows the complete RBS spectra for the 
two structures annealed at 3 70 10 3 . Impurity peaks 
corresponding to oxygen and nitrogen can be seen in each. 
However it is difficult to attempt quantitative 
comparisons. A better indication of impurity levels in
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the surface of the silicide is given by the surplus 
titanium and deficient silicon in the case of the 
silicide over polysilicon. Nitrogen and or oxygen have 
reacted with the titanium to form nitrides and oxides 
which then inhibit silicide formation! resulting in a 
silicon deficiency.
Further analysis of the RBS data enables the 
composition of the film to be plotted as a function of 
depth. In figures 4.37 - 4.39 the titanium and silicon 
signals are plotted as a function of depth along with the 
ratio of silicon to titanium which has been calculated 
from these values. As expected the stoichiometry most 
commonly encountered is that corresponding to titanium 
disilicide.
Figure 4.37 shows the composition versus depth for 
films annealed at 15 70 0 15. The film deposited over a 
single crystal substrate has formed a thicker silicide 
film than that deposited over a polycrystalline 
substrate. Even in this latter partially formed silicide 
the composition corresponds to titanium disilicide. There 
is no sign of a significant TiSi or Ti3Sii5 phase. 
Increasing the anneal time to 20 seconds results in the 
composition versus depth profiles shown in figure 4.38. 
There has been no change in the sample with a single 
crystal substrate whilst that with a polycrystalline 
substrate has changed significantly with no single 
silicide phase dominating in the film. indeed it is 
highly unlikely given the wide and smooth variation in 
the composition with depth that silicides are the
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predominant compounds.
The use of a longer anneal at reduced power, eg. 
3 20 10 3, results in the profiles shown in figure 4.39. 
These are very similar to those shown in figure 4.37.
From these results it can be deduced that the 
annealing of titanium films over both single crystal and 
polycrystalline silicon results in the formation of a 
film of composition corresponding to that of titanium 
disilicide over a wide range of anneal times and 
intensities. The dramatic decrease in resistivity during 
the anneal tends to support the hypothesis that the 
compound is formed. The surface of the titanium is never 
silicided, forming instead an impurity layer by reaction 
with nitrogen and oxygen present in the film or the 
anneal ambient. Anneals at high intensities or long times 
result in the formation of titanium compounds other than 
the disilicide throughout the entire titanium film. This 
is undesirable in the silicide formation anneal and 
therefore these intensities and times form an upper bound 
to those useable. The quality - both as determined by 
R.B.S. analysis and sheet resistance - of films grown 
over single crystal silicon are in almost all cases 
better than those grown over polysilicon. This is to be 
expected given the better quality of the substrate. The 
silicide formed over the polysilicon is none-the-less 
titanium disilicide and the resistance is still a vast 
and very acceptable improvement over that of heavily 
doped polysilicon.
Controlling the intensity, time and ramp rates of
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the Heatpulse gave reproducible results provided the 
system was cooled to the original temperature before 
doing further anneals. For the silicide formation work a 
cool down time of two minutes was normally used before 
the chamber was opened and samples changed. This ensured 
the sample had cooled sufficiently to prevent reaction of 
the formed silicide with a normal room atmosphere. and 
was also intended to ensure reproducibility of results.
4.4 The dependence of silicide formation on the 
anneal ambient
In order to maximise the thickness of disilicide 
formed for any anneal for any given thickness of titanium 
the anneal gas was changed from nitrogen to argon. This 
was intended to minimise the thickness of the impurity 
layer by removing the possibility of reaction with the 
anneal ambient. AES analysis of the resulting films is 
presented in figure 4.40. The profiles are clearly 
different, with a virtual absence of nitrogen signal but 
a slightly larger carbon and consistently changed silicon 
signal in the case of the sample annealed in argon. 
Surface analysis in particular shows a change from 
titanium nitride with a smaller amount of carbon and 
silicon dioxide to a surface with more carbide and 
silicon dioxide, a trace of metallic silicon and a 
considerable reduction in the amount of titanium nitride. 
Despite all these changes the thickness of the disilicide 
remains largely unchanged and therefore this is
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certainlynot an overwhelming factor in the choice of 
anneal atmosphere.
The differences in film thicknesses that do result 
from the use of argon in place of nitrogen are shown 
clearly by the sheet resistivities of the resulting films 
as depicted in Figure 4.41. The onset of silicidation is 
unaffected by the anneal ambient, being dependent solely 
on the properties of the interface between titanium and 
silicon. The final film resistance does show some 
dependence on the anneal ambient and typically a 
reduction in sheet resistance of some 20% can be 
expected. This is achieved merely by increasing the 
silicide film thickness however and the same result could 
therefore be achieved by depositing a marginally thicker 
titanium film rather than by changing the anneal ambient.
More decisive factors are the lateral diffusion of 
silicon and the surface roughness of the resulting 
silicide film. Figures 42 and 43 show scanning electron 
micrographs of titanium films deposited over polysilicon 
lines and annealed in nitrogen and argon respectively. It 
is apparent that the silicide film resulting from an 
anneal in nitrogen shows far less lateral diffusion and 
is significantly smoother than the corresponding film 
annealed in argon. Lateral diffusion of silicon could 
result in short circuits whilst surface roughness is of 
great importance as the integrity of the dielectric 
eventually grown and/or deposited over the silicide may 
well be compromised by the roughness of the silicide. It 
is proposed [4.16] that the reduction in lateral
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diffusion and the improved smoothness is due to the 
competing reactions of silicidation and nitridation. A 
schematic of the proposed effect is shown in Figure 4.44.
4.5 The dependence of silicide formation on 
titanium thickness
Titanium disilicide is formed by the interdiffusion 
and reaction of a silicon film with a titanium film. As 
the thickness of the titanium film is increased so the 
thickness of the resulting silicide would be expected to 
increase. This would result in a decrease in the 
resistance of the silicide film. Figure 4.45 is a plot of 
the sheet resistance of the as-deposited titanium film, 
the film after an anneal at 875°C for 20 seconds in 
nitrogen and finally for the same film after the removal 
of any unreacted titanium over the silicide. as a 
function of the original titanium thickness. The relation 
between deposited titanium film thickness and the 
resistivity after the silicide formation anneal is 
clearly not as simple as might be anticipated. The 
deposited titanium has a resistivity of approximately 100 
micro-ohm cm. The silicide formed from this has a 
resistivity of approximately 20 micro-ohm cm. and the 
volume is expected to approximately double in forming the 
silicide. A decrease in sheet resistance of a factor of 
10 from as-deposited titanium to annealed silicide is 
therefore expected. This decrease is seen over the centre 
region of the graph, but for both very thick and very
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thin films significant discrepancies are evident. In 
neither of these regions is this minimum expected 
resistivity attained.
Figure 4.46 shows the silicide film thickness, 
determined from the inverse of the annealed film 
resistance, plotted as a function of initial titanium 
thickness. For thin deposited films less silicide is 
formed than might be expected given results from slightly 
thicker films. Similarly for thick films less silicide is 
formed than might be expected. A possible explanation of 
these effects is presented in Figure 4.47. The upper 
diagram in Figure 4.47 is a schematic of the change in 
film composition as a thick titanium film deposited on 
silicon is annealed. Titanium reacts readily with the 
ambient nitrogen to form titanium nitride. This film 
growth is largely self limiting however as the diffusion 
of titanium and nitrogen through the silicide is slow. 
Figure 4.48 shows that the thickness of the titanium 
nitride layer is largely independent of the initial 
titanium thickness. Reaction of titanium with the 
underlying silicon is inevitably delayed by the presence 
of an interfacial oxide. Silicon diffuses readily through 
the silicide and therefore the film growth is not 
self-limiting. It is important to stress that Figure 4.47 
is only a schematic. The straight lines depicting film 
growth would more correctly be curved, probably 
parabolic. The upper diagram having considered the case 
of an effectively infinitely thick titanium film, the 
lower diagram now considers the likely film composition
155
of deposited titanium films of different thicknesses 
after the 875°C twenty second anneal. For very thin 
deposited films* the entire layer is nitrided at the 
start of the anneal. There remains very little excess 
titanium for silicidation and therefore during the 
selective etch almost the entire film is removed. This is 
characteristic of annealing 10 nm thick titanium films 
and explains the "thin" region of Figure 4.46. It is also 
shown clearly in Figure 4.48 by the 20 nm thick titanium 
s p e c t r u m .
For thick titanium films the nitridation 
self-limits before all the available titanium has been 
exhausted* and therefore the disilicide alone forms 
during the latter part of the anneal. During the 
selective etch the nitride film is removed leaving the 
low resistivity silicide. The silicide thickness is 
almost proportional to the titanium thickness. This is 
characteristic of annealing films of titanium 
approximately 100 nm thick and is shown by the 60 nm and 
180 nm thick titanium spectra in figure 4.48.
For very thick titanium films the nitridation 
self-limits as in the previous c a s e » but the silicide 
formation rate is insufficiently rapid to convert all of 
the remaining titanium film. During the selective etch 
both titanium nitride and unreacted titanium are removed, 
leaving a silicide film of thickness dependent almost 
entirely on the silicidation rate and anneal time, and 
almost independent of the titanium thickness. This is 
characteristic of annealing films of titanium in excess
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of 500 nm thick and explains the "thick" region of figure 
4.46. A further factor to be considered in this thick 
region is the high stress present in silicide films on 
silicon substrates.
By annealing the very thin titanium films in an 
inert ambient the initial rapid nitridation should be 
avoided. Figure 4.49 shows the RBS profile of the silicon 
surface region for the as-deposited titanium over 
silicon. and for the same film annealed in nitrogen and 
argon. The silicon "edge" does not move from the 
as-deposited position during the anneal in nitrogen as 
very little silicon has diffused into the titanium. For 
the film annealed in argon the titanium is not rapidly 
nitrided and therefore it is in this case possible for 
the silicon to diffuse towards the surface as shown.
Figure 4.50 shows the resistance as a function of 
initial titanium thickness of titanium films after 
annealing in nitrogen and argon atmospheres, after a 
selective etch. Also shown in the lower diagram is the 
estimated silicide thickness for the two anneals. From 
this it is evident that more silicide is indeed formed 
during anneals in argon, but the difference is only very 
significant for initial titanium film thicknesses less 
than 30 nm.
Figure 4.51 shows the resistance of both annealed 
and etched films as a function of initial titanium 
thickness for both nitrogen and argon anneal ambients. In 
addition to the points outlined so far it is evident that 
the thick films annealed in argon exhibit anomalous
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resistivity values. This is attributed to cracking of the 
silicide film as shown in figure 4.52. All the films 
annealed in nitrogen were subsequently oxidised and it is 
interesting to note that the colour of the films 
resulting from the very thin <5 nm) and very thick 
(>150 nm) deposited titanium films differed significantly 
from the rest. As discussed earlier the silicide 
resulting from the very thin film is very thin and the 
oxidation is probably governed more by the underlying 
silicon, hence explaining the different oxidation 
characteristics. The change in colour for the very thick 
deposited films is unexpected and indicates that there is 
a significant difference between the "silicides" 
resulting from these as opposed to thinner films.
4.6 Impurity redistribution during silicidation
Titanium is a highly reactive metal and therefore 
care must be taken to ensure that the principal product 
of the metal deposition and anneal is the formation of 
the desired disilicide. If the level of oxygen in the 
anneal environment is too excessive for example, then the 
titanium film is readily oxidised (figure 4.53A). The 
oxidation occurs very rapidly. even more rapidly than
silicidation. This is shown in figure 4.53B where a
titanium film has been deposited over silicon and
annealed. Only a very thin silicide formed before the 
remaining film was completely oxidised.
This brief study considers the incorporation and
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redistribution of the principal impurities encountered in 
silicide formation, namely oxygen and nitrogen.
Oxygen is commonly incorporated into the titanium 
during deposition, particularly if high temperatures are 
used - such as in evaporation. Figure 4.54 is an AES 
profile of an as-deposited film. The oxygen level 
throughout the film is high. Oxygen is very soluble in 
titanium, and is therefore present both as a solute and 
an oxide.
Figure 4.55-4.57 show AES profiles of the same film 
after increasing anneal cycles. The anneal ambient was 
nitrogen and therefore the incorporation of nitrogen in 
the titanium film is to be expected. The oxygen dissolved 
in the titanium becomes far more mobile at higher 
temperatures and therefore redistributes uniformly as 
shown in figure 4.55. Nitrogen from the anneal ambient is 
meanwhile being incorporated at the metal surface and the 
silicide is beginning to form at the m e t a l :silicon 
interface.
After a short time the profile depicted in figure 
4.56 is obtained. Approximately half the titanium has 
reacted to form the disilicide. The levels of oxygen and 
nitrogen in the silicide are below the resolution of the 
Auger equipment (approximately 2 %  ). Nitrogen is still 
being incorporated at the surface, and the oxygen which 
was in the metal which has now been silicided is being 
snowploughed ahead of the silicide.
At the end of the anneal, when a stable low 
resistance has been attained, the profile depicted in
159
figure 4.57 is obtained. This is similar to figure 4.56. 
The oxygen and nitrogen are now very much compressed by 
the silicide and no further silicide growth is possible. 
Only after anneals at elevated temperatures is any 
further change observed. At temperatures above 1000°C the 
nitrogen in the anneal ambient can nitride the silicide 
resulting in a decrease in silicide thickness. This will 
be discussed in more detail in chapter eight.
A selective wash is used to remove the impurity 
layer above the silicide. After the wash the profile 
shown in figure 4.58 is obtained. Comparing this with the 
previous figure it is evident that the oxygen and 
nitrogen "tails" penetrating some distance into the 
silicide are not impurities in the silicide i t s e l f » but 
are due to variations in the impurity layer thickness. 
The selective wash is strongly oxidising and results in 
the formation of a thin oxide over the silicide surface. 
The presence of a thin silicon oxide film above the 
silicide is particularly useful if it is necessary to 
oxidise the film at a later stage in the process.
The silicide anneal and subsequent wash can be 
considered as "self-cleaning" process stepsi resulting in 
the formation of relatively pure silicide from even 
contaminated metal due to the lower solubility of the 
impurities in the silicide.
It is of interest to consider what would be 
expected if titanium films deposited over silicon were 
annealed in a vacuum furnace. Clearly there could be no 
reaction with the ambient and therefore no nitride layer.
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The only oxygen present would be that present in the 
as-deposited metal and this would be snow-ploughed to the 
surface during the anneal. Figure 4.59 shows RBS spectra 
of films annealed in a vacuum furnace at various 
temperatures. After annealing at 550°C there is very 
little t i t a n i u m :silicon interdiffusion. The oxygen 
incorporated during the deposition can be clearly seen. 
After a 700°C anneal for only ten minutes a significant 
amount of interdiffusion has occurred) although the sheet 
resistance is only 5.4 ohms/square. The oxygen is still 
present, but is now slightly nearer the surface, being 
constrained to within the unreacted titanium. After a 
thirty minute anneal at 850°C the sheet resistance has 
decreased to less than 1 ohm/square. Complete 
silicidation has occurred and unlike spectra from anneals 
in other ambients there is no sign of a titanium peak 
attributable to an impurity layer or of peaks due to 
oxygen or nitrogen. The oxygen has been lost from the 
film entirely, probably in the form of volatile SiO. 
Further analysis of the RBS data is presented in figure 
4.60. (The author acknowledges the assistance of the 
Institute of Microwave Technology [Stockholm] in making 
available an ion-pumped vacuum anneal system for this 
study.)
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Conclusion
In this chapter the deposition and anneal of 
titanium films over both polycrystalline and single 
crystal silicon in order to form titanium disilicide have 
been characterised. The redistribution of impurities 
during the silicide formation anneal was shown to remove 
any significant dependence of the resulting silicide film 
on the choice of titanium deposition technique, whilst 
the reaction of the titanium with the impurities in the 
anneal ambient was shown to be of paramount importance in 
the choice of anneal system. Results from many anneal 
systems have been presented and those from a cold-wall 
halogen lamp anneal system using a nitrogen ambient have 
been shown to be the best obtainable. The dependence of 
film composition on the substrate, titanium thickness and 
the anneal parameters have been determined and conditions 
established which are compatible with self-aligned 
process implementations.
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CHAPTER FIVE
THE REACTION OF TITANIUM WITH SILICON DIOXIDE
Introduction
The most promising means of implementing titanium 
disilicide into silicon MOS processes is by use of one of 
the self-aligned techniques discussed in chapter one 
sections 1.4.4 and 1.4.5. The self-aligned nature of 
these process steps is achieved by the titanium deposited 
on exposed silicon reacting to form a silicide, whilst 
the titanium deposited elsewhere remains unreacted. In 
all the processes considered the titanium which is not 
deposited on silicon is deposited on silicon dioxide, and 
therefore all these self-aligned processes rely on the 
interaction between titanium and silicon dioxide being 
minimal during the silicide formation anneal.
Considering the standard enthalpies of formation of 
silicon dioxide and titanium dioxide, we find the values 
of -216 kcal/mol and -226 kcal/mol respectively reported 
for these two materials. The t i t a n i u m :silicon dioxide 
interface is therefore anything but stable, with a 
driving force equal to the difference in the enthalpies
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of formation, namely 10 kcal/mol. To put this in context 
the change in enthalpy in forming titanium disilicide 
from its elemental constituents is 32 kcal/mol and from 
the monosilicide and silicon only 1 kcal/mol.
Given these values it is evident that to assume 
that there is no reaction between titanium and silicon 
dioxide is unrealistic. Where titanium is deposited on 
thick oxide, as in the SALICIBE process, the 
inter-reaction need not be of too great a concern 
provided the reaction products can be proved to be either 
removed by the selective wash or to be suitable 
dielectrics in their own right. Where titanium is 
deposited over thin oxides, as in the STALICIDE process, 
the inter-reaction can have serious consequences if the 
entire oxide layer is penetrated and the underlying 
silicon thereby becomes available for reaction with the 
titanium. Figure 5.1 is a schematic of oxide reduction by 
titanium and the possible outcomes for both thick and 
thin oxide films.
This chapter considers the interaction between 
titanium and silicon dioxide in more detail, and aims to 
determine whether it is possible to grow self-aligned 
titanium disilicide films without simultaneously reducing 
thin oxides and producing undesirable products from the 
reaction of titanium with silicon dioxide.
In the first section a preliminary experiment is 
described which clearly demonstrates that the reduction 
of silicon dioxide is a serious concern, and which points 
the way to the possible use of rapid isothermal annealing
216
(RIA) to control and minimise this reaction.
The next two sections consider the oxide reduction 
during RIA. The first of these demonstrates that the 
reduction can be kept to an acceptable l e v e l , whilst the 
second of these two goes on to define a "process window" 
in which silicide formation can take place without the 
oxide loss becoming too severe.
The final section considers the benefits 
obtainable from the use of a two-stage silicide formation 
anneal with a selective etch between the two anneals. By 
this means the minimum achievable oxide loss whilst still 
enabling silicide formation is drastically reduced. The 
use of a two stage anneal ensures the STALICIDE process' 
suitability for even sub-micron geometry processes.
5.1 The reduction of silicon dioxide by titanium during 
an anneal in a vacuum furnace
In order to determine the magnitude of the problem 
titanium films were deposited onto 60 nm thick oxide 
layers thermally grown on silicon substrates. These were 
then annealed in a vacuum furnace along with wafers with 
titanium deposited on single crystal silicon. The results 
are summarised in figure 5.2. Figures 5.3 and 5.4 show 
RBS spectra of two of the resulting films and analysis of 
these spectra. These films correspond to titanium 
deposited over oxide and annealed at 700°C and 850°C 
respectively. The very poor sensitivity of RBS for light 
elements and also the difficulty of deconvoluting peaks
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from these elements should be borne in mind when using 
these figures, but the general impression is that after 
the 700CIC anneal the silicon dioxide layer is largely 
intact, whilst after the 850°C anneal the titanium has 
penetrated through to the underlying silicon. This 
results in a mixed titanium silicide and oxide layer 
directly above the silicon with the overlying titanium 
containing the oxygen which was originally in the 
deposited film. Some evidence for snow-ploughing of the 
oxygen incorporated in the titanium prior to the anneal 
can be seen as well as the possible reaction of the 
titanium with oxygen adsorbed on the quartz push rod and 
desorbed on heating.
The resistivity ratios given in figure 5.2 give a 
reasonable indication as to the extent of silicidation or 
oxide reduction, and have been used to determine whether 
or not an anneal is acceptable for processes such as the 
STALICIDE process. At low temperatures there is no 
silicide formed, whereas at high temperatures the oxide 
is reduced. The two anneals which proved totally 
acceptable were the 700°C anneal for 30 minutes and the 
900°C anneal for 1 minute. It has previously been shown 
that at temperatures below 750°C the silicidation 
reaction is highly unpredictable due to the fact that any 
interfacial oxide layer will act as a diffusion barrier 
to silicon at these low temperatures. This is not evident 
from the anneal under vacuum, but where there is a 
competing reaction with the anneal ambient it is possible 
for this reaction with the ambient to go to completion
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before the interfacial oxide has been reduced by the 
titanium. The stability of the t i t a n i u m :silicon dioxide 
interface at these temperatures is a particular cause of 
this unreliability, with small variations in the native 
oxide thickness determining whether the silicide or the 
nitride formation process dominates. For this reason it 
is necessary to consider using anneal temperatures - such 
as 900°C - at which the oxide is reduced, but to
endeavour to minimise the extent of this reduction by 
controlling the anneal time through the use of RIA.
The 900°C anneal mentioned was not in fact carried 
out in a conventional RTP system but in a vacuum furnace 
constructed at the Institute of Microwave Technology in 
Stockholm. The furnace is shown schematically in figure 
5.5. The tube is pumped to 10”A Pa using an ion pump. The 
wafer remains in the cold zone of the furnace until the 
base pressure of the system is attained. It is then
inserted into the hot zone - using the magnetic push rod
- for the time of the anneal. The furnace is of small
diameter and the piece of wafer is placed horizontally in 
the tube, therefore the temperature rise is more rapid 
than might be expected for a furnace anneal. The 
time-temperature profile is not known, but it is clearly 
such that the peak temperature is less than 900°C and the 
effective anneal time is less than one minute. This is
sufficient detail to show that an RTP anneal at 
temperatures less than 900°C will satisfy the anneal 
requirements of the STALICIDE process.
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5.2 The reduction of silicon dioxide by 
titanium during RIA
In order to ensure a reasonable parallel with 
process requirements subsequent tests were carried out on 
thermal oxides only 30 nm thick, half the thickness 
encountered in contemporary MOS processes but very close 
to that required in proposed advanced processes. Titanium 
films 1 0 0  nm thick were used as these are sufficient to 
enable the sheet resistance of interconnects to be 
reduced to 1 ohm/square whilst leaving unreacted 
polysilicon in contact with the gate oxide.
Films as described above were annealed in the AG 
Associates Heatpulse 210M in a nitrogen ambient. The 
anneals used and the resulting sheet resistances of the 
films are given in figure 5.6. The resistance falls with 
increasing anneal time and temperature as expected. RBS 
analysis was carried out on many of these films, and the 
spectra from four of them are presented in figures 5.7 to 
5.10. The first of these is from the as-deposited film. 
The titanium film on the surface is evident as is the 
shift down in channel number of the signal corresponding 
to the "surface" of the silicon. The oxygen corresponding 
to the oxide layer is also obvious, as is the oxygen 
ubiquitous in titanium films. The expected "ledge" at the 
right hand edge of the silicon signal, corresponding to 
the silicon in the oxide film, is not clear as the oxide 
layer is very thin.
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The second spectrum is of the film after a
3 15 10 3 anneal. The titanium peak has broadened and
decreased in intensity correspondingly. This is due to 
reaction with the anneal ambient and the substrate. The 
oxygen content of the film has increased) although much 
of this could be attributed to nitrogen which is very 
close to oxygen in atomic mass. No change in the silicon 
signal can be observed.
The third spectrum is of the film after a 3 30 10 3 
anneal and continues the trends with a broader titanium 
peak and more oxygen, although it is now increasingly 
clear that much of this "oxygen" signal is in fact 
nitrogen near the surface of the titanium. A change in 
the silicon surface signal is now evident, corresponding 
to approximately 50 nm of either movement of the silicon 
into the titanium or increasing roughness of the
titanium, the former being more likely as there is no 
corresponding change in the titanium signal. This RBS 
spectrum therefore corresponds to a film in which severe 
degradation of the oxide has occurred.
To determine how severe the oxide reduction was,
and also to ascertain the selectiveness of the selective
wash in removing by-products of the reduction of silicon 
dioxide by titanium, this film was re-analysed after the 
selective wash was carried out. The resulting RBS
spectrum is shown in figure 5.10. From this it is evident 
that the selective etch is very effective at removing the 
reaction products. It is also clear that much, but by no
means all, of the oxide has been reduced, leaving a
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significantly thinner oxide.
More detailed analysis of the RBS data is presented 
in figures 5.11 to 5.13. Representative data points only 
are shown on these figures. Figure 5.11 shows the 
titanium peak broadening during the anneal. This could be 
attributed to reaction either with the anneal ambient or 
with the oxide. Figure 5.12 shows the change in the 
silicon surface signal during the anneal but these 
changes are primarily due to the titanium film reacting. 
In figure 5.13 the silicon edge is again shown but in 
this case normalised in order to remove the influence of 
the titanium. Some small change in profile during the 
anneal o c c u r s , but the changes are too small to be 
quantified. From these it is evident that RBS is not 
adequate to study these interactions in d e t a i l , although 
it was doubtless a useful tool to obtain initial results. 
Analysis of the oxygen peak could be of more v a l u e » but 
the presence of nitrogen in the film after the anneal 
renders all the results ambiguous.
In order to obtain more detailed information 
pertaining to the ti t a n i u m :oxide interface the same films 
were subjected to AES analysis. Figures 5.14 to 5.16 are 
equivalent AES profiles to the first three RBS spectra 
shown earlier. There was no question as to the 
interpretation of the fourth RBS profile and therefore 
this was not reanalysed. The detail of the extent of the 
t itan i u m :oxide interaction is far more evident from the 
AES analysis. After the 3 15 10 3 anneal the oxygen has 
redistributed from the original depth distribution and
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then been snowploughed ahead of the nitride layer which 
is gradually formed from the surface. Significant 
nitrogen concentrations are evident which would have been 
confused with oxygen in the RBS analysis. There has not 
been any significant interaction at this point. After the 
3 30 10 3 anneal a more pronounced nitride has formed at 
the surface, resulting in more pronounced snowploughing 
of the oxygen. But of more importance are the diminution 
of the oxygen concentration in the oxide layer, the 
significant change in shape and position of the "step” 
corresponding to the silicon in the oxide, and finally 
the extent of the penetration of the oxide by the
titanium. Clearly almost all of the oxide layer has been
penetrated. Despite this however we know from the RBS
analysis that a selective wash will remove all the 
titanium compounds, leaving a thin oxide on the 
underlying silicon. An AES profile comparable with that 
predicted in figure 5.16 can therefore be considered as a 
reasonable limit to the degree of oxide degradation at 
all acceptable for the STALICIDE type process.
Figures 5.17 and 5.18 show detail of the T i , Si and 
O profiles near the interface as a function of anneal 
intensity and time respectively. This shows the onset of 
inter-reaction very clearly.
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5.3 A determination of the "process window" for 
silicide formation without oxide reduction
By studying a large number of films using AES and 
electrical measurements in several separate experiments 
an area in t i m e :intensity space was defined in which the 
30 nm oxide would be safe from total reduction by the 
titanium. Similar AES and electrical analysis of films of 
titanium deposited over silicon and annealed enabled an 
area in which titanium disilicide can be formed to be 
defined. These are shown in figures 5.19 and 5.20.
Figure 5.21 shows these two areas on the same 
diagram. From this it is clear that there is a narrow 
window defining anneals which reliably form a low 
resistivity silicide but do not result in catastrophic 
reduction of the oxide. The STALICIDE process is 
therefore possible provided care is taken to maintain the 
anneal in the region defined. Figure 5.22 shows the same 
region, but with both the "uncertain" areas included. 
Clearly if greater control could be achieved then a more 
generous anneal window would result.
The uncertainty in the anneal window for the 
formation of titanium disilicide is caused by a 
combination of two effects. The first is the variation in 
interface properties between the titanium and the oxide - 
principally the thickness of the native oxide. The second 
is the non-repeatability of the anneal temperature versus 
time profile for intensity control anneal cycles. This 
latter is of particular importance for low powers where
224
the initial chamber temperature has most influence on the 
overall profile. In order to remove this latter source of 
uncertainty much of this work was repeated using the 
temperature control option available after the Heatpulse 
210 M was upgraded to the 210 T.
5.3.1 A determination of the "process window" for 
silicide formation without oxide reduction 
using temperature control
The silicon dioxide reduction was monitored rather 
more quantitatively in this second study. The thickness 
of oxide before and after the titanium deposition, anneal 
and selective wash was measured by ellipsometry. The 
difference in the measurement was due to the oxide lost 
through reduction by the titanium. For the first attempt 
using this new technique a batch of wafers which had been 
oxidised together in the same oxidation furnace was used. 
This was to ensure the initial oxide thicknesses were all 
equal. The final oxide thicknesses are shown in 
figure 5.23. This data was replotted as oxide lost during 
the anneal, as shown in figure 5.24. Several data points 
were ignored in order to generate the smooth curves shown 
in this figure. The justification for this was that as 
the initial oxide thickness had not been measured on each 
wafer, the errant data could be attributed to anomalies 
in the thickness of the initial thermally grown oxide.
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In order to guard against this possibility the 
experiment was repeated, but this time the oxide 
thickness was monitored both before and after the 
deposition, anneal and wash for each wafer. These results 
are tabulated in figure 5.25 and plotted in figure 5.26. 
Figure 5.26 indicates clearly the onset of saturation of 
oxide removal - in this case at about 25 nm of oxide 
loss. This saturation is of great importance as it 
indicates the maximum thickness of oxide likely to be 
removed under any anneal. The aim is of course to remove 
considerably less than this amount of oxide by 
controlling the anneal, but it is useful to have some 
indication of the "worst case". It is worth mentioning at 
this point the possible difference between the electrical 
and ellipsometric results for oxide removal. Whereas even 
a high density of pinholes in the oxide layer would not 
be detected by ellipsometry, the presence of even 
relatively few could result in sufficient silicon being 
able to diffuse through the oxide to form a detectable 
amount of low resistivity silicide.
In order to determine whether this oxide loss limit 
is due to the reaction product acting as a barrier or to 
all the titanium having reacted with either the oxide or 
the ambient, an experiment was carried out in which oxide 
reduction was studied as a function of the original 
titanium thickness. Three sets of samples were prepared, 
with 25 nm, 75 nm and 200 nm of titanium respectively 
deposited onto an oxide film of known thickness. The 
three sets of samples were annealed under identical
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conditions and the resultant titanium compounds removed 
using the selective wash. The remaining oxide thickness 
was measured and the oxide loss calculated. This 
experiment would ideally have been repeated in an inert 
anneal ambient in order to determine the importance of 
the titanium lost from the experiment in forming titanium 
nitride. Unfortunately our rapid anneal system was not 
compatible with vacuum and it has previously been shown 
that annealing in argon or helium results in oxidation of 
the titanium due to oxygen remaining in the inert gas and 
absorbed on the anneal system quartz-ware. An attempt was 
made to anneal two titanium coated wafers with their 
coated surfaces in contact. This did indeed result in the 
titanium being protected from the anneal ambient, but 
unfortunately the partial vacuum which resulted between 
the wafers rendered it impossible to separate them 
without breaking both. The results presented in 
figure 5.27 are therefore derived from samples annealed 
in nitrogen. As a result they are directly relevant to 
the conditions under which it is proposed these anneals 
would be carried out in a full MOS process. Both 
resistivity and oxide loss results are presented.
The shape of the oxide loss curves are very similar 
to those presented previously. The effect of different 
initial titanium thickness is pronounced and indicates 
that, for the range of initial thicknesses of interest, 
the availability of unreacted titanium is the limiting 
factor in oxide reduction, rather than the formation of a 
barrier layer.
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Using the results discussed so far it is possible 
to draw lines of constant oxide loss on a graph of anneal 
time versus temperature. A reasonable aim for MOS 
processes would be to remove only 10 nm of oxide. The
line corresponding to this is shown in figure 5.28.
Plotted with it on figure 5.29 are the line corresponding 
to the formation of the low resistivity silicide and the 
data points used to define it. The data points are valid 
for both sputtered and evaporated titanium films on 
polysilicon substrates. Within experimental error the 
lines defining silicide formation and oxide reduction are 
identical for all temperatures below 850 °C. These
temperatures are the most suitable for the STALICIDE type 
process.
5.4 A determination of the "process window" for 
silicide formation without oxide reduction 
using a two stage anneal
The analysis thus far has considered the possible 
result of a single anneal on silicide formation and oxide 
reduction. By permitting the use of a two step silicide 
formation anneal it is possible to minimise oxide
reduction still further by taking advantage of the fact 
that even a partially formed silicide is immune to attack 
by the selective etch.
Figure 5.30 lists sheet resistivity data for 
titanium films deposited on silicon and annealed for a 
range of times and temperatures. It then goes on to list
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the value after the selective etch and finally after a 
further anneal at 1000°C for 20 seconds. These values for 
700°C are plotted in figure 5.31 for each step in the 
process as a function of anneal time. The resistance 
drops to less than 2 ohms/square only for anneals of 
duration in excess of 1 0 0  seconds, as previously shown in 
figure 5.28. After the selective etch the "impurity 
layer" is removed. As this is principally titanium 
nitride it is a good conductor and its removal results in 
the resistance of the film increasing. The final set of 
data in figure 5.31 shows the resistance of the film 
after the second anneal at 1000°C. The dramatic decrease 
in the resistance of films annealed for the wide range of 
times from 10 to 60 seconds is evident. Data for several 
initial anneal temperatures have been plotted together in 
figure 5.32. This shows the resistance after the second 
anneal as a function of the resistance prior to it. From 
this it is clear that for the original titanium thickness 
of 1 0 0  nm then to achieve a final resistance of 
2 ohms/square it is necessary only to reach approximately 
14 ohms/square after the first anneal. By using the two 
step anneal approach it is possible to minimise the 
reduction of the oxide by using a relatively short, low 
temperature anneal to partially form the silicide. The 
unreacted titanium is then removed using the selective 
etch. Finally the resistance of the partially formed 
silicide is reduced by a further high temperature anneal 
which can have no impact on oxide reduction as the 
titanium over the oxide has at this stage been removed.
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This is shown schematically in figure 5.33.
This has a considerable effect on figure 5.29. By 
allowing the use of a second anneal the constraints shown 
in this figure are replaced by those shown in 
figure 5.34. In this latter figure the oxide reduction 
contour shown is for 5 nm of oxide loss as against 10 nm 
in the earlier figure. An oxide loss of less than 5 nm 
would be acceptable in almost all process implementations 
and therefore the use of a two step silicide formation 
anneal ensures the suitability of the STALICIDE process 
for even sub-micron geometry processes.
Conclusion
This chapter has shown that the reactivity of 
titanium with silicon dioxide is a mixed blessing, in 
enabling the uniform and reproducible formation of a 
disilicide layer but resulting in the reduction of any 
exposed oxide layer. By considering the use of first 
single step and then two-step rapid anneal cycles it has 
been demonstrated that a sizeable "process-window" exists 
whithin which titanium disilicide can be formed reliably 
whilst retaining oxide loss at a very acceptable 5nm.
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ANNEAL
TEMP
ANNEAL
TIME
R1 R2 OXIDE 1 OXIDE 2 OXIDE
LOSS
°C sec Ohms / square ---  ANGSTROMS ---
650 40 17.5 22.2 571 449 56
650 120 17.4 22.1 599 525 74
650 300 18 . 9 22.7 564 475 89
650 600 17.2 22.2 571 449 122
750 0 19.9 40.9 567 550 17
750 10 17 . 6 28 . 2 552 540 12
750 20 18.0 22.8 564 514 50
750 40 18.0 22.6 623 555 68
750 80 18.9 20.9 544 412 132
750 120 17.7 18.7 588 424 162
750 600 18.5 23.7 592 451 141
850 5 18.9 16.5 620 467 153
850 15 20.8 17.1 631 412 219
850 30 19.1 15.2 629 363 256
950 5 17.7 14.6 566 314 252
950 10 17 .7 13.4 563 292 271
950 20 17.7 12.3 547 265 282
950 120 19.7 12.8 583 313 270
1050 0 17 .7 17.5 626 474 152
1050 2 18 . 3 14.9 575 333 242
1050 5 18.7 13.3 593 320 273
1050 10 19.6 12.4 579 308 271
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R1 Resistance of titanium over oxide before anneal
R2 Resistance of titanium over oxide after anneal
Oxide 1 Oxide thickness before anneal
Oxide 2 Oxide thickness after anneal
FIGURE 5.25 Oxide loss and resistivity change after 
annealing a titanium film deposited onto 
an oxide substrate
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FIRST ANNEAL AFTER ANNEAL AFTER ETCH AFTER ANNEAL
°C seconds •n./n -fi/n -fi/n
600 0 21. 6 100 667
600 5 18 . 0 108 100
600 10 13.3 57 94
600 20 6.5 11.9 3.8
600 30 5.0 8.0 1.9
600 60 4.4 6.3 1.3
600 120 3.5 4.2 3.7
700 5 12.5 171 HIGH
700 10 7.6 14.8 2.27
700 20 4.45 5.67 1.17
700 30 5.5 7.14 1.25
700 40 5.5 6.54 1.17
700 60 4.9 6. 51 1.32
700 130 0.9 0.87 0 . 85
750 10 7.7 15.5 2.46
800 5 7.3 13.76 1.94
800 10 2.1 3.18 1.09
800 15 1.1 1.08 1.01
860 3 8.3 14.5 3.0
860 4 5.9 7.9 1, 32
860 5 4.3 4.94 1.0
920 2 5.0 6.2 1.17
Initial sheet resistivity = 8.0
Second anneal = 1000°C » 20 seconds
Figure 5.30 Sheet resistivity data for two 
step silicide formation anneals
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CHAPTER SIX
THE OXIDATION OF TITANIUM DISILICIDE
Introduction
The possibility of continuing to use thermally 
grown, high quality silicon dioxide as the inter-layer 
dielectric above the gate interconnect was one of the 
reasons for choosing a silicide based metallisation as a 
drop-in replacement for polysilicon ( see chapter one 
section 1.2 ). It is therefore necessary to demonstrate 
that good quality films can indeed be grown, and to 
determine the physical and electrical characteristics of 
those films.
In the interest of brevity this chapter will be 
restricted to a presentation of the issues and problems 
involved, the means by which these were overcome, and a 
summary of the results obtained.
The first section considers the oxidation of 
cosputtered titanium films. The second section goes on to 
consider the oxidation of silicide films formed by the 
deposition and anneal of titanium over silicon. The
259
innovative use of rapid thermal oxidation prior to the 
furnace oxidation is described. The physical composition 
of the resulting oxides formed over each type of silicide 
substrate are presented within these first two sections, 
whilst a summary of the electrical characteristics and 
oxide growth results is given in the final section.
6.1 The oxidation of cosputtered titanium disilicide
For these experiments the silicides were prepared 
as described in chapter three, namely many thin films of 
titanium and silicon were deposited alternately with the 
last, and therefore uppermost layer, being silicon. These 
films were then annealed in a furnace at approximately 
850°C for thirty minutes in a dry nitrogen ambient.
During this anneal the layers interdiffused and reacted 
to form the low resistivity disilicide with a thin 
passivating layer of silicon dioxide at the surface.
Oxides were then grown on these films by annealing 
them in a wet oxidation furnace. Oxide characterisation 
was then carried out using visible and UV spectroscopy, 
Auger electron spectroscopy and Rutherford 
backscattering. It was not possible to use ellipsometry 
to determine oxide thickness as the optical properties of 
the silicide were not well characterised. As titanium 
disilicide etches in hydrofluoric acid it was a 
non-trivial task to etch a step in the oxide film without 
the possibility of also etching some of the silicide. For 
this reason step height measurements were also not used
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to measure the oxide thickness.
Characterisation of the film thickness by visible 
and ultra-violet light spectrometry relied on simple 
interference phenomena. Traces from a typical measurement 
are shown in figure 6.1 whilst a summary of the 
extraction of the thickness data from the traces is given 
in figure 6.2. Clearly this technique is limited by the 
wavelength of the radiation used, the minimum thickness 
measurable being approximately 100 nm.
Auger electron analysis does not give the film 
thickness directly, but by depth profiling using ion 
beams to sputter the sample it is possible to estimate 
the oxide thickness given the obtained profile, the depth 
of the sputtered crater and assuming reproducibility of 
the sputter etch rate. A typical AES profile of an 
oxidised silicide layer is shown in figure 6.3. As can be 
seen from this figure it is possible to grow oxide 
virtually free of titanium.
Rutherford backscattering spectrometry does give a 
direct indication of the film thickness given only that 
the atomic density of the film is known. This technique 
can be readily calibrated using an easily characterised 
oxide film on silicon. Figure 6.4 is a schematic showing 
the three changes in the RBS spectra which can be used to 
monitor the oxide thickness over titanium disilicide, 
namely :
the width of the oxygen peak
the width of the silicon (in oxide) step
the shift in position of the titanium signal
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The shift in position of the titanium peak is the 
clearest indication and has been used in all the tests 
reported. Figure 6.5 shows simulations which depict some 
of the more complex RBS spectra which can occur in 
analysing oxidised silicide films. Figure 6.6 shows RBS 
spectra from a series of wafers coated with titanium 
disilicide and oxidised in a wet ambient at 850°C. The 
RBS spectrum from a 600 nm thick oxide film on silicon is 
also shown for comparison. This was measured by 
ellipsometry and used as a calibration sample.
Cosputtered silicides can be used in two different 
processes, namely the 'silicide' and 'polycide' processes 
outlined in chapter one sections 1.4.2 and 1.4.3. These 
processes have one major difference when oxidation is 
considered and this is that in the polycide process the 
silicide is always deposited onto silicon which can 
readily diffuse through the silicide to form silicon 
dioxide, whilst in the silicide process the silicide is 
also deposited onto oxide regions where there is no 
source of silicon beneath the silicide. To overcome this 
the silicides are generally deposited silicon-rich and 
this excess silicon is available to form the oxide. This 
avoids any risk of the disilicide oxidising which would 
result in the resistance of the interconnect increasing 
due to the disilicide being reduced to the high 
resistivity monosilicide, or due to titanium loss into 
the oxide. AES analysis of a silicon rich film deposited 
onto an inert substrate and oxidised at 900oC in a dry 
ambient for 500 minutes is given in figure 6.7. This
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shows a gradient in the film composition superimposed on 
a uniform removal of silicon - the Si/Ti ratio reducing 
during oxidation from 2.41 to 2.13 - from the silicon 
rich silicide, resulting in a titanium-free oxide.
6.2 The oxidation of silicide films formed by the 
deposition and anneal of titanium.
For these experiments the silicides were prepared 
as described in chapter 4» namely by depositing a 
titanium film 100 nm thick onto a silicon substrate and 
then annealing at approximately 850°C for thirty seconds 
in order that the silicon can diffuse into the titanium 
and react with it to form titanium disilicide. The anneal 
ambient was dry nitrogen and therefore a titanium nitride 
based layer forms at the surface of the titanium during 
the formation anneal. This nitride is removed in the 
selective etch prior to oxidation. The resulting silicide 
film is different from that formed from cosputtered 
titanium and silicon in that the surface^is thinner. This 
has a significant impact on any subsequent oxidation.
Figures 6.8 and 6.9 show RBS and AES analysis of a 
silicide film oxidised in a dry ambient at 1000°C. The 
gross contamination of the silicon dioxide film with 
titanium is evident. A model accounting for this titanium 
content is given in figure 6.10. Considering the upper 
diagrami there are only two significant atomic f l u x e s » 
that of oxygen through the oxide and also that of silicon 
through the silicide. This at first sight appears a gross
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oversimplification but is justified in the light of (1) 
the known diffusivity ratio of in excess of 100,000 for 
oxygen compared with silicon in silicon dioxide, (2) by 
the fact that silicon in titanium disilicide has silicon 
nearest neighbours whilst titanium does not have titanium 
nearest neighbours (thus enabling the diffusion of 
silicon rather than titanium), (3) by the fact that
titanium disilicide formation is known to be by silicon 
diffusion, and finally (4), from radiotracer experiments 
which verify that the silicon in the oxide does indeed 
come from the substrate [6:1] . Problems occur however 
when the flux of oxygen through the oxide exceeds that of 
silicon through the silicide. This is clearly most likely 
to be a problem for thin oxides on thick silicide films, 
and is therefore of particular concern during the initial 
stages of oxidation. The lower diagram in figure 6.10 
depicts a possible result of the oxygen flux exceeding 
that of silicon. In this case, as both silicon and 
titanium in the silicide can react exothermically, a 
mixed oxide is grown. The silicon available for this 
comes from both the silicide and also from whatever flux 
of silicon is possible through the silicide from the 
substrate. The titanium comes only from the silicide. No 
conclusions can be made about diffusion through the 
oxide. It is probable however that oxygen diffusion will 
dominate given that the oxide is predominantly silicon 
dioxide. In this case the oxidation rate decreases as the 
oxide film increases and ultimately the source of silicon 
from the substrate will be sufficient and a silicon
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dioxide film will grow between the mixed oxide and the 
silicide. RBS analysis of a film showing these 
characteristics is presented in figure 6.IX. It is also 
possible however that titanium and or silicon may be able 
to diffuse through the mixed oxide, probably as a 
function of the titanium concentration. In this case 
titanium could continue to be incorporated into the bulk 
of the oxide for a significant period. RBS analysis of a 
film which has titanium throughout a thick oxide film is 
presented in figure 6.1$.
Clearly this initial oxidation step is not 
desirable and therefore means of overcoming it have been 
sought. Consideration of the thermodynamics [6:2] leads 
to the conclusion that provided oxygen diffusion is the 
rate limiting step no metal oxides can be formed, but the 
data used for even this conclusion is described by the 
authors as merely "better than nothing", [6:2], and 
therefore empirical data needed to be invoked to solve 
the problem. From the literature it became clear that the 
oxidation of both metal and silicon as opposed to just 
silicon is favoured at low temperatures and in a dry 
oxygen ambient [6:3].
The low temperature results can be understood with 
reference to the activation energies of oxide growth and 
silicide growth which in turn give the following 
activation energies for diffusion:
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H,;»0 in Si02 0.78 eV
0 in SiO^ 1.23 eV
Si in TiSi-, 1.89 eV [6:4]
As the temperature is decreased so the silicon 
supply is reduced more rapidly than the oxygen and so the 
oxidation of the disilicide itself becomes more likely. 
The dependence of titanium incorporation on the ambient 
is not expected, but it is probably due to steric effects 
increasing the likelihood of the silicon being oxidised, 
rather than the titanium, in a wet oxidation ambient.
To minimise titanium incorporation it is therefore 
advisable to use a wet ambient at high temperature. This 
can certainly be effective, but has been found to be 
unreliable as the final film is dependent on both the 
"ramp-up" to high temperature - which can be longer than 
the oxidations themselves - and the precise composition 
of the surface of the silicide. During the "ramp-up" to 
temperature, oxygen impurities in the anneal ambient and 
adsorbed on the wafers can enable oxidation to take place 
at temperatures where titanium incorporation in the oxide 
is probable. This is more severe for thinner native 
oxides on the silicide. Control of the oxygen impurities 
is not a simple task, and therefore the best option 
available is to increase the thickness of the native 
oxide prior to oxidation. This can be achieved either by 
depositing a CVD oxide or by growing a thin oxide in a 
rapid thermal anneal system. This latter was developed at
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STL in the course of this study and is effective by 
virtue of the fact that the time at low temperatures can 
be reduced by using rapid ramp rates. Use of a rapid 
anneal in preference to oxide deposition is justified by 
the relative complexity of CVD deposition. AES analysis 
of oxides grown during the ramp-up to temperature in a 
furnace and in a rapid anneal system is given in figures 
6.13 and 6.14. By using rapid thermal oxidation followed 
by furnace oxidation high quality oxides can be grown 
routinely on titanium disilicide.
6.3 A summary of oxide characteristics
When high quality silicon dioxide films are grown 
on smooth silicide films the electrical characteristics 
are found to be comparable with those of oxides grown 
over polysilicon. The refractive index is approximately 
1.46 and the applied electric field before breakdown is 
up to 2 MV/cm [6:5]. Where the silicide is not smooth the 
breakdown field is reduced significantly. For most 
process implementations a thin thermally grown oxide 
would be covered by a deposited oxide. The above 
dielectric parameters are more than adequate for these 
implementations.
The oxide thickness grown on a silicide film is 
clearly dependent on the nature and thickness of the 
surface layer, on the ramp-up time and ambient as well as 
the oxidation time and temperature. Figure 6.15 shows a 
summary of results for the oxidation of titanium
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disilicide in a wet ambient. Given the above constraints 
fairly large error bars are necessary in using thisi but 
the trends are nevertheless important.
Conclusions
In this section some of the problems encountered in 
growing oxides over both cosputtered and reacted 
silicides have been highlighted and means by which these 
problems can be overcome or at least minimised have been 
discussed. In particular the benefits of an oxide layer 
being present before oxidation of the silicide in a 
furnace is demonstrated. This layer can be formed by the 
oxidation of the uppermost silicon layer of a cosputtered 
film or by rapid oxidation at high temperature. This 
project was the first to suggest both the use of a 
capping silicon layer on cosputtered silicides and the 
use of rapid oxidation prior to furnace oxidation.
As a result of this study it is now possible to 
grow titanium-free oxide layers on titanium disilicidei 
whether cosputtered or reacted.
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CHAPTER SEVEN
THE NITRIDATION OF TITANIUM DISILICIDE
Introduction
In addition to being considered as an alternative 
to heavily doped polysilicon for gate level 
metallisation, processes such as the SALICIDE process, 
(outlined in chapter one section 1.4.4), also use 
titanium disilicide over the source and drain regions in 
order to decrease their sheet resistivities [7:1,7:2]. In 
the simple metallisation scheme shown in the last diagram 
of figure 1.11 the aluminium would make direct contact 
with this silicide. For many applications this would be 
perfectly acceptable, but as linewidths decrease so the 
stability of this contact region becomes rapidly more 
significant.
Aluminium is the most commonly used interconnect 
material in silicon technology. However, as circuit 
dimensions are reduced so the reliability of aluminium 
contacts to silicon becomes more of a problem. Junction 
spiking, which is a result of the solubility in aluminium
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of silicon and as a result of which aluminium can 
penetrate more than a micron into the silicon, is well 
reported [7:3]. The addition of silicon to the aluminium 
in order to alleviate this often results in silicon 
precipitates at the contact openings which have a 
deleterious effect on the contact resistance. The 
formation of titanium disilicide at the contact regions, 
as would occur in the SALICIDE process, is not expected 
to improve matters significantly as it is known that 
silicon diffuses very readily through this film.
Titanium nitride is an ideal material for use in 
multilayer contact structures as it is not only a low 
resistivity material, but also blocks the diffusion of 
silicon and is stable against reaction with aluminium up 
to approximately 550°C, well in excess of temperatures 
routinely encountered in post metallisation anneals 
[7:4,7:5,7:6]. A metallisation scheme in which the 
aluminium is separated from the silicide by a nitride 
barrier layer clearly offers the potential of low 
resistivity interconnects with low contact resistance and 
protection against junction spiking.
7.1 The means of incorporating a titanium nitride 
barrier l a y e r .
Several techniques for incorporating a titanium 
nitride diffusion barrier in a silicide process have been 
considered. One approach is to deposit the film after 
depositing the titanium disilicide. By cosputtering
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titanium and silicon and then reactively sputtering
titanium in a nitrogen ambient it is possible to deposit
both layers in the same vacuum system» thereby ensuring a
clean interface [7:4] (figure 7.1). This approach entails 
more complicated deposition processes which could 
compromise high throughput and machine reliability. More 
important is the fact that it is incompatible with any of 
the self aligned processes in which a selective wash is 
used. as this wash removes titanium nitride very 
eff iciently.
To ensure compatibility with self-aligned silicide 
processes the nitride layer could alternatively be 
deposited immediately prior to aluminium deposition
(figure 7.2) . The nitride could then be etched at the 
same time as the aluminium to result in a nitride layer 
only where there is an aluminium interconnect. This 
approach again involves more complicated deposition and 
etch processes. In addition, aluminium suffers not only 
from junction spiking but also from electromigration. 
Electromigration could result in aluminium bridging 
across the nitride barrier and causing precipitation 
where it contacts the underlying silicide.
A third approach would be to deposit and define the 
nitride layer in order to cover completely the contact 
region prior to aluminium deposition (figure 7.3). This 
approach entails the addition of extra deposition, 
photolithographic and etch steps, with the additional 
cost penalties and yield hazards entailed by each.
The approach developed within this project entails
290
the addition of no extra steps to an advanced MOS 
process. The nitride layer is formed only in those 
regions where silicide is exposed prior to aluminium 
deposition (figure 7.4).
7.2 The development of the self-aligned nitride
The substrates used were either (100) single 
crystal silicon wafers or 0.5 micron thick 
polycrystalline silicon films deposited at 600°C in an 
LPCVD system and degenerately doped with phosphorus. The 
polysilicon films were deposited over oxidised silicon 
w a f e r s .
Silicide films were formed by the deposition and 
reaction of titanium films on these substrates as 
described in chapter 4. AES spectra of silicide films 
before and after the selective etch are shown in 
figure 7.5.
The titanium disilicide films were then annealed in 
a nitrogen ambient at 1000°C for 30 minutes. After this 
anneal the sheet resistivity of the film rose from 1.4 
ohms/square to approximately 6 ohms/square, and its 
appearance changed from that of a metallic looking 
titanium disilicide to a yellow gold c o l o u r » 
characteristic of titanium nitride. Analysis of the film 
using AES and RBS showed it to be a mixture or compound 
of titanium and nitrogen with a very low level of 
impurities other than silicon. Subsequent reflection high 
energy electron diffraction (RHEED) analysis confirmed
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that titanium nitride was indeed formed (figure 7.6).
In order to demonstrate the effectiveness of the 
titanium nitride film formed by this technique as a 
barrier to silicon diffusion, the film was annealed in a 
wet oxidising ambient at 850°C for 20 minutes. If silicon 
were able to diffuse from the substrate to the surface it 
would be oxidised to form silicon dioxide, as occurs
during the oxidation of titanium disilicide. If the
titanium nitride layer acted as an effective barrier then 
only titanium oxides would be expected. AES analysis, 
figure 7.7, showed this latter to be the case despite the 
presence of some silicon in the nitride film.
As device geometries continue to be reduced so the
importance of minimising the diffusion of dopants during 
subsequent processing increases. This is clearly 
demonstrated by the trend toward lower temperatures and 
more rapid processing. Although the anneal used to form 
the nitride would be acceptable in most existing 
processes, being comparable to the PSG reflow anneals at 
present used prior to aluminium metallisation, it could 
not be considered ideally suited to many proposed small 
geometry processes. Work in this laboratory and others 
has demonstrated the feasibility of using rapid thermal 
processing to flow the phosphorus doped glass [7:7] and 
the use of a similar anneal to form the nitride diffusion 
barrier would be very advantageous. Figure 7.8 shows an 
AES spectrum of a film annealed for 10 seconds at 1100°C 
in the Heatpulse in a nitrogen ambient. Even in this 
short time it has proved possible to convert the silicide
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completely into titanium nitride. By careful control of
the anneal, profiles, as shown in figure 7.9, are
possible in which only part of the silicide is nitrided.
The resulting structure combines the barrier
properties of the nitride with the lower resistivity of 
the silicide. This enables the optimised contact
structures, as outlined in figure 7.4, to be achieved in 
practise.
7.3 The use of ammonia to enhance nitridation
For submicron processes the dopant diffusion
resulting from even the 1100°C 10 second anneal described 
above is unacceptable, and therefore some means of
reducing this anneal is required.
The first approach considered was to change the
anneal gas from nitrogen to ammonia. Ammonia is less 
stable, and therefore more reactive, than nitrogen, and 
it has been shown to be significantly more effective than 
nitrogen at nitriding both silicon and silicon dioxide.
Ammonia was connected to the Heatpulse 210T, and 
nitriding anneals carried out in ammonia and nitrogen on 
the two halves of a silicided wafer. A comparison of the 
AES depth profiles resulting from this are presented in 
figure 7.10. The film annealed in ammonia has clearly 
reacted more than the film annealed in nitrogen, but much 
of this reaction is with oxygen rather than ammonia. The 
explanation for this must lie in the ammonia enhancing 
the reaction of silicide with oxygen, by analogy with the
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enhanced oxidation rate of silicon in steam by comparison 
with oxygen.
Such a high oxygen content is undesirable, and 
therefore this study was discontinued until the Heatpulse 
410 was purchased. This machine has vastly superior gas 
handling facilities and as a result is not only 
compatible with corrosive gases such as ammonia but is 
also effective at preventing oxygen from entering the 
anneal chamber. AES analysis of films resulting from 
anneals in this system are presented in figure 7.11. A 
worthwhile improvement in nitride thickness is evident.
7.4 The use of a nitrogen plasma to enhance nitridation
In an attempt to reduce still further the anneal 
used to form titanium nitride, the possibility of 
annealing the silicide in a nitrogen plasma was 
investigated. Unfortunately the Heatpulse is incompatible 
with vacuum and therefore a PECVD system had to be used, 
namely a Plasmatech nitride deposition system. This is 
designed for the low temperature deposition of silicon 
nitride on G a A s , and was used by courtesy of Dr.S.Bland 
of the STC GaAs research group.
The system was pumped to approximately IE-1 Pa and 
heated to approximately 350°C. A nitrogen plasma was then 
struck. The following parameters were chosen:
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Pressure 300 Pa
Gas Throughput 500 seem
Power 600 W
Frequency 50 kHz
Temperature 350 °C
Time 30 minutes
AES analysis of the resulting film is presented in 
figure 7.12. The nitride present is unfortunately largely 
silicon nitride. This could either be caused by the 
nitrogen radicals reacting with the silicon in the 
silicide, or from deposition of silicon nitride. The 
latter of these explanations is more likely to be 
correct, as although no silane was used during the anneal 
the system is generally used as a silicon nitride 
deposition system and therefore the entire vacuum chamber 
was coated with deposited silicon nitride which could 
readily have been sputtered off by the plasma and 
redeposited on the wafer.
This experiment has served to highlight problems 
with this approach rather than to demonstrate the^ 
feasibility of it. The lessons to be gained from this are 
that if this is to be successful, it is essential:
(i) to minimise the sputtering of the exposed 
surfaces in the vacuum system,
(ii)to consider using a dedicated vacuum system 
and
(iii) to develop a system compatible with higher
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temperature use as diffusion of silicon from the 
nitriding interface to the substrate will be aided 
by this.
Conclusion
In this chapter the development of a novel 
self-aligned contact and barrier metallisation has 
been summarised. This metallisation can be 
implemented without the addition of any process 
steps over and above those likely to be used in an 
advanced MOS process. The initial development of 
this process was entirely and uniquely carried out 
within this projectt and only following 
publication [7:8] have other research groups 
appreciated the advantage achievable using this 
self-aligned scheme [7:9-11].
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Figure 7.8 AES analysis of a nitrided silicide
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CHAPTER EIGHT
THE REDISTRIBUTION OF DOPANTS DURING 
PROCESSING OF SILICIDES
Introduction
Titanium disilicide is being developed as a 
replacement for heavily doped polysilicon as a gate 
interconnect for MOS integrated circuits. The extension 
of this to include the self-aligned silicidation of 
highly doped source and drain regions leads quite 
naturally to the nitridation of the silicide as outlined 
in chapter seven. Common features of all these proposed 
implementations of titanium disilicide are not only the 
interaction of titanium and silicon, but also the 
presence of dopant atoms in the silicon.
The presence of dopants can be expected to affect 
silicide formation itself, both by analogy with the 
dopant enhanced oxidation rate of silicon and also by 
physically hindering interdiffusion of the titanium and 
silicon. The silicide formation and indeed the mere 
presence of a silicide can also be expected to affect the 
final dopant distribution in a device. The dopant may be
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insoluble or diffuse very slowly in the silicide and 
therefore "pile-up" during silicide formation! or it may 
be highly soluble in the silicide or diffuse rapidly 
through the silicide to be lost to the anneal ambient 
resulting in a decrease in the doping level in the 
silicon. Similar concerns are also of course present 
during the nitridation of the silicide where silicon is 
deposited from the silicide to the substrate.
This chapter^ like the two preceding! can only 
serve as an introduction to the work carried out in this 
field. The first section considers the diffusion of 
dopant originally in the substrate during silicide 
formation! whilst the second considers the possible 
advantages of implanting through the metal prior to the 
silicide formation anneal. The third section considers 
diffusion in the formed silicidei whilst the final 
section considers the dopant redistribution during 
nitride formation. Each section will commence with an 
outline of the relevant factors and possible problems 
before going on to a brief summary of work done in 
understanding and resolving these.
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8.1 Dopant redistribution during silicide formation.
8.1.1 Dopant redistribution during silicide formation 
on doped polysilicon.
In order that silicides can be used as "drop-in" 
replacements for polysilicon it is necessary that the 
Schottky barrier height of the final gate structure be 
the same as that for the conventional structure it 
replaces. Given that silicides have work functions which 
differ from that of doped polysilicon it is not enough 
merely to replace polysilicon with a silicide. If a 
process implementation is being adopted where the 
polysilicon is entirely replaced by the silicide then a 
change to the threshold voltage adjust implants will be 
required. This change is not altogether disadvantageous 
as the Schottky barrier height of most refractory metal 
silicides is approximately half of the band gap for 
silicon, which minimises the maximum threshold adjust 
implant required. The more widely accepted option however 
is to leave a layer of doped polysilicon between the 
silicide and the gate oxide, thereby retaining the 
original device characteristics. In the majority of these 
polycide type process implementations the silicide is 
formed by direct reaction of a titanium film on a doped 
polysilicon layer. It is necessary therefore to ensure
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that the dopant does not impede the silicide formation 
significantly and to determine the redistribution of the 
dopant during the silicide formation.
The first test adopted was to deposit titanium on 
both doped (phosphorus 10 14cni-=f 40 keV) and undoped 
polysilicon and to anneal this using an anneal known to 
form silicide reliably on undoped silicon. The anneal 
used was a 3 30 10 3 intensity control anneal in nitrogen 
in the Heatpulse 210T rapid anneal system. The sheet 
resistance was measured by four point probe before and 
after the anneal and selective etch. The results, in 
units of Ohms/square, were as follows:
as-deposited annealed 
Undoped polysilicon 15.6 1.2
Doped polysilicon 13.6 1.26
The difference in initial resistance is due to the 
doped polysilicon having a lower resistivity than the 
undoped. This would still have some impact on the 
resistivity of the annealed wafers, but not sufficient to 
account for the observed difference. This indicates that 
the silicide formed over highly phosphorus doped 
polysilicon has a higher resistance for a given titanium 
thickness and anneal than that formed over undoped 
polysilicon. The difference is small however and is of no 
concern as far as process implementation is concerned, 
requiring only a 5% increase in titanium thickness to 
remove it.
etched
1.33
1.38
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To determine the redistribution of the phosphorus 
during silicide formation a set of wafers were analysed 
by AES. RES analysis was also carried out to ensure the 
stoichiometry of the silicide film was unaffected by the 
phosphorus. However the atomic mass of phosphorus is too 
close to that of silicon for the relatively low 
concentration phosphorus profile to be determined using 
this technique. AES analysis of a titanium film deposited 
over phosphorus doped polysilicon and annealed at 850°C 
for 20 seconds in nitrogen in the Heatpulse 410 is 
presented in figure 8.1. This shows clearly the 
substrate, thermal oxide, polysilicon, silicide and 
titanium based impurity layer, but the phosphorus 
concentration is too low to be apparent on this scale. In 
figure 8.2 the phosphorus AES signal is shown magnified 
and superimposed on the AES depth profile of figure 8.1 
for clarity of presentation.
The phosphorus concentration in the substrate and 
the oxide is known to be well below the resolution of 
AES, and therefore the signal indicated in these regions 
can be taken to be the background signal of this 
technique and the equipment used. From this profile it is 
clear that the phosphorus is depleted from the
polysilicon and has diffused through the silicide to the 
impurity layer at the surface. The selective etch used in 
the self-aligned process readily removes the impurity
layer complete with most of the phosphorus. By removing 
the silicide layer using an HF based etch the sheet 
resistance of the remaining polysilicon can be
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determined. This was measured to be 1500 Ohms/square, 
fifty times higher than would be expected if no 
phosphorus was lost. The sheet resistance is fortunately 
not a major concern as the silicide is a more than 
adequate shunt for the polysilicon layer. The important 
consideration is whether the polysilicon remains n-type, 
and although the AES analysis indicates that this is 
highly probable» as shown in figure 8.3, AES is not 
sufficiently sensitive to prove this.
Figure 8.4 shows AES analysis of a titanium film 
deposited on phosphorus doped polysilicon, annealed, 
selectively etched and then oxidised. The phosphorus 
clearly segregates to the silicide in preference to both 
the polysilicon and the oxide. The segregation 
coefficients would appear to be at least two, with the 
uncertainty in the background signal and the relative 
sensitivities of AES for phosphorus in the silicide 
preventing more detailed analysis.
In order to obtain a more sensitive analysis of the 
phosphorus concentration profile, the above set of 
samples were also analysed by secondary ion mass 
spectroscopy (SIMS). The resulting depth profiles for the 
films after deposition, anneal, selective etch and 
oxidation are shown in figures 8.5-8. SIMS has a 
detection limit of at best one part per billion, almost 
one million times better than that of AES. Unfortunately 
for the analysis under consideration here the following 
need to be taken into account. First, as in AES, the 
sensitivity of SIMS is a function of the material being
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profiled. The secondary ion yields of phosphorus in 
oxide, silicon and silicide are unlikely to be identical. 
Secondly, as in RES, the closeness of the atomic mass of 
silicon and phosphorus is a problem. Silicon has three 
stable isotopes with atomic masses of 28, 29, 30 with
abundances of 92.2, 4.70, & 3.09 % respectively. In a
high vacuum system the hydride is a relatively common 
species, and the molecular mass of silicon (30) hydride is 
only 1/100 of an atomic mass unit away from that of the 
only stable phosphorus isotope. Despite the high mass 
resolution attainable with SIMS -two orders of magnitude 
better than with RBS- this is very difficult to resolve, 
particularly for low levels of phosphorus in a layered 
but basically silicon substrate. A similar overlap 
results in a "titanium" peak throughout the oxide due to 
the emission of silicon-oxy-hydride ions. Peaks resulting 
from these overlaps have been deleted from the results, 
wherever possible, for clarity of presentation. Thirdly, 
the change from material to material introduces a set of 
problems of its own including a rapidly changing 
secondary ion yield, a change in the most preferentially 
sputtered species, a change in the sputter etch rate and, 
if the lower layer is a dielectric, a charging of the 
substrate which results in the mass of the species being 
monitored by the ion-optics changing without warning. 
Finally, due to the low secondary ion yields of 
phosphorus when sputtered with an oxygen ion beam and the 
similarly low yield of titanium and silicon when 
sputtered with a caesium ion beam, it was necessary to
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obtain the phosphorus profiles separately from the 
others. Subsequent overlaying of these profiles is not 
trivial.
Given the profiles and the above constraints it is 
possible to surmise that there is very little if any 
phosphorus present in the as-deposited titanium. During 
the silicide formation anneal phosphorus diffuses through 
the silicide and piles up in the impurity layer, as 
previously deduced from the AES analysis. The phosphorus 
is indeed lost in the selective etch. After oxidation the 
phosphorus is relatively uniformly distributed throughout 
the polysilicon and silicide layers, principally at grain 
boundaries and with significantly less observed in the 
oxide. There is therefore further evidence for a 
segregation coefficient between silicide and oxide of 
between 2 and 20, but no useful data on that between 
silicide and silicon. The most important result is that 
there are still significant levels of phosphorus in the 
polysilicon and therefore the work-function will be 
virtually unchanged. It is also worth noting that the 
diffusion of phosphorus in the silicon under the reacting 
silicide/silicon interface will almost certainly be 
affected by the injection of point defects at this 
interface, but this is beyond the bounds of this thesis.
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8.1.2 Dopant redistribution during silicide formation 
on single crystal silicon
For most of the self-aligned processes the titanium 
is deposited and the silicide formed over not only 
polysilicon but also single crystal silicon. The single 
crystal silicon is likely to be in a heavily doped 
source/drain region and therefore! againf redistribution 
of dopants will be involved.
8.1.2.a Arsenic
The first experiment to study this interaction 
involved depositing and annealing a titanium film on a 
silicon wafer previously implanted with 101*- arsenic ions 
per cm2 at 40 keV. AES analysis of the film after 
titanium deposition! with the arsenic depth profile 
greatly magnified) is shown in figure 8.9. During the 
silicide formation anneal the arsenic is incorporated 
into the growing silicide layer as the silicon diffuses 
through and is absorbed into the silicide. AES analysis 
of the resulting film is shown in figure 8.10. This 
result was not expected as during the formation of 
tungsten silicide [8:1] it was known that arsenic is 
snow-ploughed ahead of the advancing reaction front. This 
result is not surprising howeverf especially when the 
more rapid silicide formation rate and the stability of 
titanium arsenide are taken into account. Of particular 
note are the apparent lack of segregation of arsenic to
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the impurity layer, and a first estimate of the
segregation coefficient, for arsenic between silicide and 
silicon, of approximately four.
RBS analysis is well suited to the determination of 
arsenic profiles in silicon, and at least useful for 
determining the near surface arsenic profile in titanium 
disilicide. An RBS spectrum from a titanium film 
deposited over single crystal silicon and annealed at
900°C for 10 seconds is presented in figure 8.11. The
lower portion of the arsenic profile is lost in the
titanium peak, but the arsenic signal still present gives 
very valuable information. From this it is clear that 
arsenic does indeed pile up in the impurity layer, but 
the peak is below the surface. The titanium nitride layer 
which is being formed at the surface could account for 
this, as it does for the sub-surface oxygen peak in a 
titanium film after silicide formation.
Figure 8.12 shows the same film after removal of 
the impurity layer above the silicide. As expected, the 
arsenic peak is also removed leaving a uniform arsenic 
distribution throughout the silicide. After oxidation of 
this silicide film the arsenic signal is observed to move 
towards lower energies, as shown in figure 8.13. This 
indicates that very little arsenic segregates into the 
oxide. The peak in the "arsenic" signal which appears at 
channel number 350 is in fact characteristic of titanium 
at the surface of a nominally silicon dioxide film grown 
over titanium disilicide, and is therefore unlikely to be 
due to any increase in the arsenic concentration. The
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arsenic in the substrate is again obscured by the 
titanium peak, but by removing the oxide and the silicide 
this can be revealed. Figure 8.14 shows RBS analysis of 
such a film. Only very small traces of titanium and 
arsenic are present, and these are almost certainly 
related, indicating that if arsenic has diffused into the 
underlying silicon then it is present at a level below 
the resolution of RBS.
For comparison with figure 8.11, figure 8.15 shows 
RBS analysis of a film annealed at 1100°C for 30 minutes 
in hydrogen. As can be seen the arsenic level in the 
silicide is very low, indicating that arsenic has been 
lost from the silicide to the anneal ambient. Capping the 
titanium with silicon prior to the anneal is not 
effective at preventing the arsenic loss, as can be seen 
in figure 8.16. (The silicon cap does however reduce the 
amount of oxygen in the titanium impurity layer)
From these results it is apparent that great care 
must be taken in forming silicides over arsenic doped 
silicon. Work is continuing in this area and it is worth 
noting that results obtained after the completion of this 
project indicate that provided the arsenic is implanted 
into silicon which is not consumed in the silicidation 
then it is not absorbed into the silicide during silicide 
formation. By using this result, good contacts to arsenic 
doped source/drain regions have been achieved.
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8.1.2.b Boron
The other element commonly used to dope source and 
drain regions in CMOS circuits is boron. This is not easy 
to analyse using RBS as it is a very light element, but 
by using elastic recoil depth analysis (ERDA), it is 
possible to determine the boron redistribution during 
silicide formation. In an experiment carried out in 
collaboration with Dr.C .J .Sofield (UKAEA Harwell) and 
R.E.Harper (Univ. Surrey) thin titanium films were 
deposited onto wafers which had previously been implanted 
with boron. These wafers were then annealed in a variety 
of anneal systems prior to analysis. The ERDA analysis, 
which is basically the inverse of RBS, was carried out by 
recoiling elements out of the specimens using incident 30 
MeV Cl ions. The technique is described in reference 8:2 
and is only summarised here. The collimated heavy ion 
beam impinged on the specimen at an angle of 20° to its 
surface. A thin foil of melinex (polyester) of sufficient 
thickness (>8.9microns) to stop elastically scattered 
chlorine ions was placed in front of a surface barrier 
detector situated at 30° to the beam direction. Any 
nuclei scattered out of the specimen with sufficient 
energy to pass through the foil could be detected: ie. 
elements from the specimen surface up to a mass of 19 
AMU. Samples of H, B and Li implanted into silicon 
substrates were used as standards for the calibration of 
both concentration and depth scales. Figures 8.17 and
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8.18 show the ERDA spectra and the resulting boron 
profiles obtained using this technique. The depth 
resolution is approximately 15nm for boron and therefore 
the rather featureless profiles are to be expected. These 
results do indicate however that in the very early stages 
of silicide formation the boron is snowploughed ahead of 
the reacting silicide interface! but that the boron then 
rapidly diffuses into the silicide.
Further data pertaining to dopant redistribution is 
presented in the section on dopant diffusion! namely 
section 8.3.
8.2 Ion beam mixing
Ion beam mixing of metals over silicon has been 
reported as beneficial in that it enables a more uniform 
silicide to be formed at lower anneal temperatures 
[8:3-5], The majority of the results in the literature 
however are for metals such as tungsten and molybdenum 
which do not reduce the native silicon dioxide layer 
during the silicide formation anneal. For thesef the 
dominant consequence of implantation through the metal is 
to disrupt and even amorphise the interface which 
effectively removes the oxide barrier, thereby enabling 
uniform silicide formation. With these metalsi dopants 
such as arsenici phosphorus or boron are snowploughed 
ahead of the silicide reaction front. After silicide 
formation a high concentration of dopants is present
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under the contact region. This results in a low contact 
resistance.
The benefits of ion beam mixing are not so clear in 
the case of the formation of titanium disilicide. 
Titanium does reduce the native silicon dioxide layer* 
and dopants in the silicide are lost to the silicide 
during or soon after silicide formation. The benefits of 
interface mixing are therefore expected to be minimal 
whilst the possible advantage of using the source/drain 
implant to both disrupt the interface and also to dope 
the silicon to a high level is expected to be lost. The 
situation is eased slightly by the fact that nitridation 
of the silicide deposits both silicon and dopant onto the 
lattice (see section 8.4)* but this high temperature 
nitridation step may not be compatible with many process 
implementations. Exploratory studies of implantation 
through both titanium and tungsten were carried out 
nevertheless and the expected decrease in silicide film 
resistance noted.
Of more relevance to advanced CMOS processes is ion 
beam mixing by silicon ion implantation. In this no 
doping results* making it compatible with both n and p 
channel devices at the not inconsiderable expense of an 
additional high dose ion implant of an ion not commonly 
encountered in silicon processing. In an experiment to 
determine whether ion beam mixing by silicon ion 
implantation was worthwhile, a lower resistance film was 
achieved after the 650°C anneal, but after any subsequent 
higher temperature anneal the silicide resistance is
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effectively independent of the silicon ion implant.
8.3 Dopant diffusion in titanium disilicide
After the dopant redistribution that takes place 
during the silicide formation, further dopant movement 
occurs by diffusion during subsequent thermal processing. 
In order to optimise dopant profiles, especially at 
contact regions, it is necessary to determine the extent 
of dopant diffusion. A full quantitative analysis of this 
diffusion would be ideal, but in the first instance a 
qualitative study is sufficient to highlight any likely 
problem areas and to demonstrate whether silicides of 
titanium are in fact compatible with silicon processing 
techniques.
Due to the high stress present in titanium 
disilicide films it is very difficult to produce films 
thick enough to measure diffusion coefficients with ease. 
Experiments to determine the likely order of magnitude of 
diffusion are of great importance however, and have 
therefore been performed.
In the experiment outlined here 700 nm of titanium 
disilicide was cosputtered onto a silicon nitride coated 
silicon wafer and annealed to form the low resistivity 
silicide film. This is the thickest film that could be 
formed reliably, and the substrate was chosen in order to 
minimise interaction with the silicide. Boron, boron 
difluoride, arsenic and phosphorus were implanted into 
the formed silicide and annealed at 1000°C for 2 minutes
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in nitrogen. SIMS analysis was carried both before and 
after the anneal.
Figures 8.19-21 show the results of the SIMS 
analysis. From figure 8.19 it is apparent that boron 
diffuses rapidly in the silicide* but even this does not 
bear comparison with the phosphorus and arsenic 
diffusivity as deduced from figures 8.20 and 8.21. Dopant 
diffusion in titanium disilicide is rapid, significantly 
more so than dopant diffusion in silicon. To all intents 
and purposes, for silicon device modelling, it is 
sufficient to consider the dopant within the silicide to 
be uniformly distributed throughout. The important 
parameters still to be determined therefore are the 
segregation coefficients.
In an experiment to determine the segregation 
coefficients between silicide and silicon for the three 
common dopants, arsenic, boron and phosphorus were 
implanted into both the silicon substrate and also into 
the titanium overlayer prior to the silicide formation 
anneal. The aim of this was to produce equilibrium 
concentrations of dopant either side of the interface, 
whilst minimising the amount of diffusion required 
through the interface. This in turn minimises the anneal 
required to establish equilibrium and also thereby 
optimises the abruptness of the silicide/silicon 
interface. The results for samples which received a 650°C 
100 second anneal in nitrogen, followed^ by a selective 
etch, a 850°C 20 second anneal followed by a further
selective etch and finally two anneals designed to
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replicate subsequent processing! namely 1000°C 20 minutes 
in oxygen followed by 1100°C 60 minutes in nitrogen, are 
depicted in figures 8.22-30. These figures again 
demonstrate the rapidity of dopant diffusion» and the 
redistribution during silicide formation. In the case of 
boron a segregation coefficient of approximately 4 can be 
observedi with an equivalent value for phosphorus being 
2. For the arsenic sample, unfortunately! very little 
dopant diffused into the silicon and it is not possible 
therefore to determine a segregation coefficient from 
this data.
8.4 Dopant redistribution during the nitridation of 
titanium disilicide
During the nitridation of titanium disilicidef 
silicon is displaced from the silicide by nitrogen and is 
deposited epitaxially on the underlying silicon 
substrate. If this displaced silicon is not doped then a 
very high contact resistance would be expected. It is 
known that high levels of dopant are soluble in the 
silicide and therefore it is important to determine 
whether this stays coupled with the titanium or is 
displaced with the silicon. If the latter is true then 
low contact resistivities should be achievable.
In order to determine how the dopant redistributes! 
wafers were taken from the experiment outlined in the 
previous section after the second selective etch. These 
samples had between 5 101V and 10=® dopant atoms per cm3
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in the silicide, and varying levels in the underlying 
substrate. Pieces from each wafer were then annealed in a 
nitriding ambient and the dopant distribution was 
reanalysed. The results from the boron and arsenic 
implanted samples are presented in figures 8.31-32. The 
solid lines show the SIMS analysis after a 45 second 
nitridation anneal, whilst the dotted line shows the 
dopant profile after a 25 second anneal. It should be 
noted that the "titanium-compound" layer is thicker after 
the shorter anneal as the conversion from silicide to 
nitride is less complete. The analysis of the phosphorus 
implanted samples is too involved to be included in this 
brief section. The results shown are very encouraging 
however in that the dopant is indeed displaced from the 
silicide along with the silicon and this in turn results 
in a doped silicon layer under the nitrided silicide.
Conclusions
This is now a particularly active research topic 
and therefore it would be imprudent to attach great 
weight to any conclusions drawn at this stage. Interim 
conclusions are worthwhile however in that they summarise 
the work carried out and offer the most probable 
explanations for the data available.
During silicide formation by the reaction of a 
titanium film with a silicon substrate, dopant is 
generally present in both the silicon consumed by the 
reaction and the underlying silicon. Results to date show
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that much of the dopant in the consumed silicon is not 
"snow-ploughed" ahead of the silicide but is lost from 
the silicon to the forming silicide, the "unreacted" 
titanium film and to the atmosphere. Dopant in the 
underlying silicon is, fortunately, not lost in this way. 
It is expected however that more detailed analysis will 
reveal anomalous diffusion of this dopant caused by 
point-defect injection at the silicide / silicon 
interface.
Diffusion of dopants in the silicide is known to be 
high, particularly for arsenic and boron. The segregation 
coefficients are not greater than four between silicide 
and silicon.
During the formation of titanium nitride from 
titanium disilicide any dopant dissolved in the silicide 
is deposited with the displaced silicon onto the 
substrate. This ensures a doped contact to the silicon.
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Figure 8.1 AES analysis of a titanium film deposited over 
phosphorus doped polysilicon and annealed 
at 850°C for 20 seconds in nitrogen
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Figure 8.2 AES analysis of a titanium film deposited over 
phosphorus doped polysilicon and annealed, 
with the phosphorus signal magnified
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Figure 8.3 AES analysis of a titanium film deposited
over phosphorus doped polysilicon and annealed, 
after removal of the silicide film and 
magnification of the phosphorus signal
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Figure 8.4 AES analysis of a titanium film deposited
over phosphorus doped polysilicon annealed, 
selectively etched and oxidised, with the 
phosphorus signal magnified
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Figure 8.9 AES analysis of a titanium film deposited 
on an arsenic implanted substrate
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Figure 8.10 AES analysis of arsenic redistribution
during silicide formation
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Figure 8.11 An RBS spectrum of a silicide layer
formed over arsenic implanted silicon
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Figure 8.12 An RBS spectrum of a silicide layer formed 
over arsenic implanted silicon, after 
removal of the impurity layer
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Figure 8.13 An RBS spectrum of a silicide layer
formed over arsenic implanted silicon, after 
removal of the impurity layer and oxidation
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Figure 8.14 An RBS spectrum of a silicide layer
formed over arsenic implanted silicon, after 
removal of the impurity layer, oxidation 
and removal of the oxide and silicide layers
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Figure 8.15 An RBS spectrum of a titanium film
annealed at 1100°C for 30 minutes in hydrogen
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Figure 8.16 An RBS spectrum of a titanium film
capped with silicon and annealed at 1100°C 
for 30 minutes in hydrogen
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Figure 8.17 ERDA analysis of a titanium film deposited 
on boron doped silicon and annealed
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Figure 8.18 ERDA analysis of boron redistribution
during silicide formation
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Figure 8.19 SIMS analysis 
into silicide
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Figure 8.20 SIMS analysis
into silicide
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CONCLUSION
This thesis has demonstrated that the formation of 
titanium disilicide for gate level interconnects in 
silicon VLSI processes is possible and is compatible with 
the processes considered. By using this new material the 
operating speed of fine geometry integrated circuits can 
be further increased.
The first two chapters served to introduce the 
topic. They put in context the materials and processing 
considerations behind the choice of titanium disilicide 
as a replacement for polysilicon. and described the 
deposition and anneal techniques which could be used.
A process schedule was developed which enables the 
deposition and annealing of cosputtered films of titanium 
and silicon. The key to this success was the deposition 
of a silicon capping layer as the uppermost layer of the 
cosputtered film. During the early stages of the silicide 
formation anneal this protects the highly reactive 
titanium from rapid oxidation. The titanium is relatively 
stable once bonded to silicon.
Cosputtered films were annealed not only in 
standard diffusion furnaces but also in rapid isothermal 
anneal (RIA) systems. The first of the RIA systems used 
was developed at STL. Our success in annealing these
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films in a RIA system was a world first, and naturally 
led to our optimising the anneal used and transferring 
this to commercially produced RIA systems as they became 
ava ilable.
After the possibilities arising from self-aligned 
implementations of silicides became clear the project 
inevitably shifted to consider the deposition and anneal 
of titanium films over silicon. Once again a process 
window was determined, but this time there could be no 
resort to a silicon cap as this would defeat the object 
of any self-aligned process. To overcome the rapid 
oxidation of the exposed titanium film at temperatures 
below that at which titanium disilicide forms it was 
necessary to either take an impractical amount of care in 
removing all traces of oxygen from the anneal ambient or 
to ramp the temperature up rapidly to above 600°C. As RIA 
was then establishing itself as a viable processing tool, 
the latter was the preferred approach. The movement of 
impurities inevitably present in the titanium film and 
the anneal ambient were considered in some detail and as 
a result this work was the first to highlight the 
benefits gained from the use of nitrogen as the anneal 
ambient in preference to more inert gases or indeed a 
v a c u u m .
Self-aligned processes rely on the interaction 
between titanium and silicon occurring whilst that 
between titanium and silicon dioxide remains negligible. 
Attention was therefore given to this latter interaction 
and in particular to optimising the silicide formation
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whilst minimising the oxide reduction. Again, this work 
was among the first to suggest the use of RIA to 
accomplish this.
Having considered the principal subject of the 
thesis, namely the deposition and anneal of the silicide, 
the last few chapters went on to consider closely related 
topi c s .
Chapter six considered the growth of a dielectric 
layer on the low resistivity silicide. The dielectric 
grown is silicon dioxide and it is used to isolate the 
gate metallisation from other layers of metal. Titanium 
disilicide can be considered as a "drop-in" replacement 
for polysilicon as the oxidation characteristics are 
similar for the two materials. Once again this thesis is 
the first to demonstrate that RIA can play a useful role 
in enabling the reproducible formation of oxides with 
very low levels of titanium contamination.
Chapter seven outlined a contact metallisation 
pioneered entirely within this project. This involves 
annealing the silicide in order to convert it into 
titanium nitride. Titanium nitride is an excellent 
diffusion barrier to both aluminium and silicon, and can 
also form low resistivity contacts to each.
Finally, chapter eight considered the impact of 
titanium disilicide on the dopants commonly used in 
semiconductor processing. This is a relatively new 
research topic and therefore few conclusions can be drawn 
from this study. What is clear however are the very high 
diffusivities of dopants in titanium disilicide.
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Future work must concentrate on two key issues, 
namely the quantification of dopant redistribution and 
diffusion and the high temperature and long term 
stability of these silicide films. If dopant diffusion 
cannot be controlled adequately then titanium disilicide 
may prove incompatible with contact metallisations due to 
dopant loss. Also if the film morphology is adversely 
affected by long anneals at high temperatures then 
titanium disilicide may prove incompatible with processes 
requiring these anneals. That titanium disilicide can be 
incorporated in MOS processes is now established; the 
suggested future work will serve to determine the limits 
within which this remains true.
This thesis has not addressed the electrical 
characteristics of the silicide films, such as the 
Schottky barrier height and the contact resistance to n- 
and p- type silicon. Neither has it considered issues 
such as plasma etching of the silicide and polycide 
structures or the selective etch used in the self-aligned 
implementations. All these topics are well documented in 
the literature however and all have been considered in 
projects carried out by colleaques and myself at STC. I 
was not the principal worker on all of these studies, and 
as they would not contribute significantly to the basic 
thrust of this thesis they were not included.
In summary this thesis serves to demonstrate how a 
titanium disilicide based metallisation can be 
implemented into an existing MOS process. In the course 
of the study several innovative ideas have arisen and
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been developed. These include in particular: the use of 
RIA for annealing cosputtered films; the choice of anneal 
ambient and use of RIA for forming silicides by the 
interdiffusion of titanium and silicon; the use of RIA to 
enable the formation of good quality dielectrics on 
silicide; and the elegant new self-aligned nitride 
contact scheme.
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APPENDIX
Notes on 
The Interpretation of 
Auger Electron Spectroscopic Analysis of 
Titanium Disilicide Films
The principles of Auger Electron Spectroscopy (AES) 
are detailed in the literature, [for good reviews on thin 
film analysis see: M.Hayes, Surface Technology, 20, 3-27, 
1983, & J.W.Coburn, CRC Critical Reviews in Solid State
Sciences, 4(4), 561-590, 1974] In this section only the 
key problem encountered in interpreting AES profiles 
produced from films used in this study will be considered 
namely that the auger electron emission spectra of Ti and 
N have a very significant degree of overlap.
This overlap results in the computer analysis of 
the data interpreting a Ti signal as evidence of both Ti 
and N. For this reason all AES profiles include either a 
nitrogen signal set to zero or a nitrogen signal 
corresponding to the true nitrogen level plus some 
multiple of the titanium level. To compound matters 
further the multiple of the titanium level is not 
co n s t a n t .
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It is necessary to study both types of AES profile 
in order to deduce the likely nitrogen profile. In this 
thesis the nitrogen line is generally omitted where it is 
not particularly relevant. In those profiles where the 
nitrogen line is relevant it is shown either as given by 
the data analysis program, or as estimated to be the most 
probable profile given both sets of data from the 
computer. In this latter case the line will be labelled 
N * .
It should be noted that as a result of this no 
profile including either representation of the nitrogen 
level will give correct atomic percentages. For those 
regions where the nitrogen level has been set to zero the 
atomic percentages are as accurate as can be expected 
from AES analysis except possibly in the surface region 
where there may be a nitrogen signal which has had to be 
ignored.
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